


CD54/74AC02

CD54/74ACT02



FUNCTIONAL DIAGRAM & TERMINAL ASSIGNMENT

The RCA CD54/74AC02 and CD54/74ACT02 quad 2-input NOR gates use the RCA ADVANCED CMOS technology. The CD74AC02 and CD74ACT02 are supplied in 14-lead dual-in-line plastic packages (E suffix) and in 14-lead dual-in-line small-outline plastic packages (M suffix). Both package types are operable over the following temperature ranges. Commercial (0 to 70°C); Industrial (-40 to +85°C); and Extended Industrial/Military (-55 to +125°C).

The CD54AC02 and CD54ACT02, available in chip form (H suffix), are operable over the -55 to +125°C temperature range.

TRUTH TABLE

INPUTS		OUTPUTS
A	B	Y
L	L	H
H	L	L
L	H	L
H	H	L

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE (V_{cc})	-0.5 to 6 V
DC INPUT DIODE CURRENT, I_{ik} (for $V_i < -0.5$ V or $V_i > V_{cc} + 0.5$ V)	± 20 mA
DC OUTPUT DIODE CURRENT, I_{ok} (for $V_o < -0.5$ V or $V_o > V_{cc} + 0.5$ V)	± 50 mA
DC OUTPUT SOURCE OR SINK CURRENT per Output Pin, I_o (for $V_o > -0.5$ V or $V_o < V_{cc} + 0.5$ V)	± 50 mA
DC V_{cc} or GROUND CURRENT (I_{cc} or I_{GND})	± 100 mA*

POWER DISSIPATION PER PACKAGE (P_D):

For $T_A = -55$ to $+100^\circ C$ (PACKAGE TYPE E)	500 mW
For $T_A = +100$ to $+125^\circ C$ (PACKAGE TYPE E)	Derate Linearly at $8 \text{ mW}/^\circ C$ to 300 mW
For $T_A = -55$ to $+70^\circ C$ (PACKAGE TYPE M)	400 mW
For $T_A = +70$ to $+125^\circ C$ (PACKAGE TYPE M)	Derate Linearly at $6 \text{ mW}/^\circ C$ to 70 mW

OPERATING-TEMPERATURE RANGE (T_A)

STORAGE TEMPERATURE (T_{stg})

LEAD TEMPERATURE (DURING SOLDERING):

At distance $1/16 \pm 1/32$ in. (1.59 ± 0.79 mm) from case for 10 s maximum	$+265^\circ C$
Unit inserted into PC board min. thickness $1/16$ in. (1.59 mm) with solder contacting lead tips only	$+300^\circ C$

*For up to 4 outputs per device; add ± 25 mA for each additional output.

Quad 2-Input NOR Gate

Type Features:

- Typical propagation delay (AC02):
6 ns @ $V_{cc} = 5$ V, $T_A = 25^\circ C$, $C_L = 50 \text{ pF}$

Family Features:

- Exceeds 2-kV ESD Protection - MIL-STD-883, Method 3015
- SCR-Latch-up-resistant CMOS process and circuit design
- Speed of bipolar FAST[®]/AS/S with significantly reduced power consumption
- Balanced propagation delays
- AC type features 1.5-V to 5.5-V operation and balanced noise immunity at 30% of the supply
- ± 24 -mA output drive current
 - Fanout to 15 FAST[®] ICs
 - Drives 50-ohm transmission lines

^{*}FAST is a Registered Trademark of Fairchild Semiconductor Corp.

CD54/74AC02

CD54/74ACT02

RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, normal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTICS	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range, V_{CC} [*] (For $T_A =$ Full Package-Temperature Range)	1.5 4.5	5.5 5.5	V V
DC Input or Output Voltage, V_I, V_O	0	V_{CC}	V
Operating Temperature, T_A	-55	+125	°C
Input Rise and Fall Slew Rate, dV/dt at 1.5 V to 3 V (AC Types) at 3.6 V to 5.5 V (AC Types) at 4.5 V to 5.5 V (ACT Types)	0 0 0	50 20 10	ns/V ns/V ns/V

*Unless otherwise specified, all voltages are referenced to ground.

STATIC ELECTRICAL CHARACTERISTICS: AC Series

CHARACTERISTICS	TEST CONDITIONS		V_{CC} (V)	AMBIENT TEMPERATURE (T_A) - °C						UNITS	
				+25		-40 to +85		-55 to +125			
	V_I (V)	I_O (mA)		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
High-Level Input Voltage	V_{IH}		1.5 3 5.5	1.2 2.1 3.85	— — —	1.2 2.1 3.85	— — —	1.2 2.1 3.85	— — —	V	
Low-Level Input Voltage	V_{IL}		1.5 3 5.5	— — —	0.3 0.9 1.65	— — —	0.3 0.9 1.65	— — —	0.3 0.9 1.65	V	
High-Level Output Voltage	V_{OH}	V_{IH} or V_{IL} #, *	-0.05 -0.05 -0.05 -4 -24 -75 -50	1.5 3 4.5 3 4.5 5.5 5.5	1.4 2.9 4.4 2.58 3.94 — —	— — — 2.48 3.8 3.85 —	1.4 2.9 4.4 2.4 3.7 — 3.85	— — — 2.4 — — —	— — — — — — —	V	
Low-Level Output Voltage	V_{OL}		0.05 0.05 0.05 12 24 75 50	1.5 3 4.5 3 4.5 5.5 5.5	— — — 0.36 0.36 — —	0.1 0.1 0.1 0.44 0.44 1.65 —	— — — 0.44 0.44 — —	0.1 0.1 0.1 0.5 0.5 — 1.65	— — — — — — —		
Input Leakage Current	I_I		V_{CC} or GND	5.5	—	±0.1	—	±1	—	±1	µA
Quiescent Supply Current, SSI	I_{CC}		V_{CC} or GND	0	5.5	—	4	—	40	—	80

#Test one output at a time for a 1-second maximum duration. Measurement is made by forcing current and measuring voltage to minimize power dissipation.

*Test verifies a minimum 50-ohm transmission-line-drive capability at +85°C, 75 ohms at +125°C.

CD54/74AC02**CD54/74ACT02**

STATIC ELECTRICAL CHARACTERISTICS: ACT Series

CHARACTERISTICS	TEST CONDITIONS		V _{CC} (V)	AMBIENT TEMPERATURE (T _A) - °C						UNITS
				+25		-40 to +85		-55 to +125		
	V _I (V)	I _O (mA)		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
High-Level Input Voltage	V _{IH}		4.5 to 5.5	2	—	2	—	2	—	V
Low-Level Input Voltage	V _{IL}		4.5 to 5.5	—	0.8	—	0.8	—	0.8	V
High-Level Output Voltage	V _{OH}	V _{IH} or V _{IL}	-0.05 -24 #,*	4.5 4.5 5.5	4.4 3.94 —	4.4 3.8 3.85	— — —	4.4 3.7 —	— — —	V
Low-Level Output Voltage	V _{OL}	V _{IH} or V _{IL}	0.05 24 #,*	4.5 4.5 5.5	— 0.36 —	0.1 0.44 1.65	— — —	— 0.5 —	0.1 0.5 1.65	V
Input Leakage Current	I _I	V _{CC} or GND		5.5	—	±0.1	—	±1	—	μA
Quiescent Supply Current, SSI	I _{CC}	V _{CC} or GND	0	5.5	—	4	—	40	—	80
Additional Quiescent Supply Current per Input Pin TTL Inputs High 1 Unit Load	ΔI _{CC}	V _{CC} -2.1		4.5 to 5.5	—	2.4	—	2.8	—	3 mA

#Test one output at a time for a 1-second maximum duration. Measurement is made by forcing current and measuring voltage to minimize power dissipation.

*Test verifies a minimum 50-ohm transmission-line-drive capability at +85°C, 75 ohms at +125°C.

ACT INPUT LOADING TABLE

INPUT	UNIT LOAD*
ALL	0.32


*Unit load is ΔI_{CC} limit specified in Static Characteristics Chart, e.g., 2.4 mA max. @ 25°C.

CD54/74AC02**CD54/74ACT02**SWITCHING CHARACTERISTICS: AC Series; $t_r, t_f = 3 \text{ ns}$, $C_L = 50 \text{ pF}$

CHARACTERISTICS	SYMBOL	V_{CC} (V)	AMBIENT TEMPERATURE (T_A) - °C				UNITS	
			-40 to +85		-55 to +125			
			MIN.	MAX.	MIN.	MAX.		
Propagation Delay Input to Output	t_{PLH} t_{PHL}	1.5 3.3* 5†	— 4.1 3	131 14.6 10.4	— 4 2.9	144 16.1 11.5	ns	
Power Dissipation Capacitance	$C_{PD\$}$	—	—	55 Typ.	—	55 Typ	pF	
Input Capacitance	C_I	—	—	10	—	10	pF	

SWITCHING CHARACTERISTICS: ACT Series; $t_r, t_f = 3 \text{ ns}$, $C_L = 50 \text{ pF}$

CHARACTERISTICS	SYMBOL	V_{CC} (V)	AMBIENT TEMPERATURE (T_A) - °C				UNITS	
			-40 to +85		-55 to +125			
			MIN.	MAX.	MIN.	MAX.		
Propagation Delay Input to Output	t_{PLH} t_{PHL}	5†	3.1	11.1	3.1	12.2	ns	
Power Dissipation Capacitance	$C_{PD\$}$	—	—	55 Typ.	—	55 Typ	pF	
Input Capacitance	C_I	—	—	10	—	10	pF	

*3.3 V: min. is @ 3.6 V
max. is @ 3 V†5 V: min. is @ 5.5 V
max. is @ 4.5 V§ C_{PD} is used to determine the dynamic power consumption, per gate.For AC series: $P_D = V_{CC}^2 f_i (C_{PD} + C_L)$ For ACT series: $P_D = V_{CC}^2 f_i (C_{PD} + C_L) + V_{CC} \Delta I_{CC}$ where f_i = input frequency
 C_L = output load capacitance
 V_{CC} = supply voltage.

32-S-42568A

	CD54/74AC	CD54/74ACT
Input Level	V_{CC}	3 V
Input Switching Voltage, V_S	$0.5 V_{CC}$	1.5 V
Output Switching Voltage, V_S	$0.5 V_{CC}$	0.5 V_{CC}

Fig. 1 - Propagation delay times and test circuit.