

# F100136

## 4-Stage Counter/ Shift Register

F100K ECL Product


### Description

The F100136 operates as either a modulo-16 up/down counter or as a 4-bit bidirectional shift register. Three Select ( $S_n$ ) inputs determine the mode of operation, as shown in the Function Select table. Two Count Enable ( $\overline{CEP}$ ,  $\overline{CET}$ ) inputs are provided for ease of cascading in multistage counters. One Count Enable ( $\overline{CET}$ ) input also doubles as a Serial Data ( $D_0$ ) input for shift-up operation. For shift-down operation  $D_3$  is the Serial Data input. In counting operations the Terminal Count ( $\overline{TC}$ ) output goes LOW when the counter reaches 15 in the count/up mode or 0 (zero) in the count/down mode. In the shift modes, the  $\overline{TC}$  output repeats the  $Q_3$  output. The dual nature of this  $\overline{TC}/Q_3$  output and the  $D_0/\overline{CET}$  input means that one interconnection from one stage to the next higher stage serves as the link for multistage counting or shift-up operation. The individual Preset ( $P_n$ ) inputs are used to enter data in parallel or to preset the counter in programmable counter applications. A HIGH signal on the Master Reset ( $MR$ ) input overrides all other inputs and asynchronously clears the flip-flops. In addition, a synchronous clear is provided, as well as a complement function which synchronously inverts the contents of the flip-flops. All inputs have 50K  $\Omega$  pull-down resistors.

### Pin Names

- CP Clock Pulse Input
- $\overline{CEP}$  Count Enable Parallel Input (Active LOW)
- $D_0/\overline{CET}$  Serial Data Input/Count Enable Trickle Input (Active LOW)
- $S_0$ - $S_2$  Select Inputs
- MR Master Reset Input
- $P_0$ - $P_3$  Preset Inputs
- $D_3$  Serial Data Input
- $\overline{TC}$  Terminal Count Output
- $Q_0$ - $Q_3$  Data Outputs
- $\overline{Q_0}$ - $\overline{Q_3}$  Complementary Data Outputs


### Logic Symbol




$V_{CC}$  = Pin 6 (9)  
 $V_{CCA}$  = Pin 7 (10)  
 $V_{EE}$  = Pin 18 (21)  
 ( ) = Flatpak

### Connection Diagrams

24-Pin DIP (Top View)



24-Pin Flatpak (Top View)



### Ordering Information

Package	Outline	Order Code
Ceramic DIP	6Y	DC
Flatpak	4Q	FC



# F100136

**Function Select Table**

S <sub>2</sub>	S <sub>1</sub>	S <sub>0</sub>	Function
L	L	L	Parallel load
L	L	H	Complement
L	H	L	Shift Left
L	H	H	Shift Right
H	L	L	Count Down
H	L	H	Clear
H	H	L	Count Up
H	H	H	Hold

**Truth Table**

Inputs								Outputs					Mode
MR	S <sub>2</sub>	S <sub>1</sub>	S <sub>0</sub>	$\overline{\text{CEP}}$	D <sub>0</sub> /CET	D <sub>3</sub>	CP	Q <sub>0</sub>	Q <sub>1</sub>	Q <sub>2</sub>	Q <sub>3</sub>	$\overline{\text{TC}}$	
L	L	L	L	X	X	X	┐	P <sub>0</sub>	P <sub>1</sub>	P <sub>2</sub>	P <sub>3</sub>	L	Preset (Parallel Load)
L	L	L	H	X	X	X	┐	$\overline{\text{Q}}_0$	$\overline{\text{Q}}_1$	$\overline{\text{Q}}_2$	$\overline{\text{Q}}_3$	L	Invert
L	L	H	L	X	X	X	┐	Q <sub>1</sub>	Q <sub>2</sub>	Q <sub>3</sub>	D <sub>3</sub>	D <sub>3</sub>	Shift Left
L	L	H	H	X	X	X	┐	D <sub>0</sub>	Q <sub>0</sub>	Q <sub>1</sub>	Q <sub>2</sub>	Q <sub>3</sub> *	Shift Right
L	H	L	L	L	L	X	┐	(Q <sub>0-3</sub> ) minus 1				①	Count Down
L	H	L	L	H	L	X	X	Q <sub>0</sub>	Q <sub>1</sub>	Q <sub>2</sub>	Q <sub>3</sub>	①	Count Down with $\overline{\text{CEP}}$ not active
L	H	L	L	X	H	X	X	Q <sub>0</sub>	Q <sub>1</sub>	Q <sub>2</sub>	Q <sub>3</sub>	H	Count Down with $\overline{\text{CET}}$ not active
L	H	L	H	X	X	X	┐	L	L	L	L	H	Clear
L	H	H	L	L	L	X	┐	(Q <sub>0-3</sub> ) plus 1				②	Count Up
L	H	H	L	H	L	X	X	Q <sub>0</sub>	Q <sub>1</sub>	Q <sub>2</sub>	Q <sub>3</sub>	②	Count Up with $\overline{\text{CEP}}$ not active
L	H	H	L	X	H	X	X	Q <sub>0</sub>	Q <sub>1</sub>	Q <sub>2</sub>	Q <sub>3</sub>	H	Count Up with $\overline{\text{CET}}$ not active
L	H	H	H	X	X	X	X	Q <sub>0</sub>	Q <sub>1</sub>	Q <sub>2</sub>	Q <sub>3</sub>	H	Hold
H	L	L	L	X	X	X	X	L	L	L	L	L	Asynchronous Master Reset
H	L	L	H	X	X	X	X	L	L	L	L	L	
H	L	H	L	X	X	X	X	L	L	L	L	L	
H	L	H	H	X	X	X	X	L	L	L	L	L	
H	H	L	L	X	L	X	X	L	L	L	L	L	
H	H	L	L	X	H	X	X	L	L	L	L	H	
H	H	L	H	X	X	X	X	L	L	L	L	H	
H	H	H	L	X	X	X	X	L	L	L	L	H	
H	H	H	H	X	X	X	X	L	L	L	L	H	

① = L if Q<sub>0</sub>-Q<sub>3</sub> = LLLL  
 H if Q<sub>0</sub>-Q<sub>3</sub> ≠ LLLL  
 ② = L if Q<sub>0</sub>-Q<sub>3</sub> = HHHH  
 H if Q<sub>0</sub>-Q<sub>3</sub> ≠ HHHH  
 H = HIGH Voltage Level  
 L = LOW Voltage Level  
 X = Don't Care  
 ┐ = LOW-to-HIGH Transition

\* Before the clock,  $\overline{\text{TC}}$  is Q<sub>3</sub>  
 After the clock,  $\overline{\text{TC}}$  is Q<sub>2</sub>

**DC Characteristics:**  $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$  unless otherwise specified,  $V_{CC} = V_{CCA} = \text{GND}$ ,  $T_C = 0^\circ\text{C to }+85^\circ\text{C}$ \*

Symbol	Characteristic	Min	Typ	Max	Unit	Condition
$I_{IH}$	Input HIGH Current					$V_{IN} = V_{IH(max)}$
	$P_n, S_n$			180		
	$\overline{CEP}$			200		
	MR			240		
	$D_3$			280		
	CP			390		
	$D_0/\overline{CET}$			530		
$I_{EE}$	Power Supply Current	-283	-195	-136	mA	Inputs Open

**Ceramic Dual In-line Package AC Characteristics:**  $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$ ,  $V_{CC} = V_{CCA} = \text{GND}$

Symbol	Characteristic	$T_C = 0^\circ\text{C}$		$T_C = +25^\circ\text{C}$		$T_C = +85^\circ\text{C}$		Unit	Condition
		Min	Max	Min	Max	Min	Max		
$f_{shift}$	Shift Frequency	250		250		250		MHz	Figures 2 and 3
$t_{PLH}$ $t_{PHL}$	Propagation Delay CP to $Q_n, \overline{Q}_n$	0.85	2.10	0.85	2.10	0.85	2.25	ns	Figures 1 and 3
$t_{PLH}$ $t_{PHL}$	Propagation Delay CP to $\overline{TC}$	1.90	4.80	1.90	4.60	1.90	5.20	ns	
$t_{PLH}$ $t_{PHL}$	Propagation Delay MR to $Q_n, \overline{Q}_n$	1.20	2.95	1.35	2.95	1.20	3.10	ns	Figures 1 and 4
$t_{PLH}$ $t_{PHL}$	Propagation Delay MR to $\overline{TC}$	2.20	4.80	2.20	4.80	2.20	5.30	ns	
$t_{PLH}$ $t_{PHL}$	Propagation Delay $D_0/\overline{CET}$ to $\overline{TC}$	1.40	3.20	1.40	3.20	1.40	3.50	ns	Figures 1 and 5
$t_{PLH}$ $t_{PHL}$	Propagation Delay $S_n$ to $\overline{TC}$	0.90	3.80	1.00	3.80	1.00	4.30	ns	
$t_{TLH}$ $t_{THL}$	Transition Time 20% to 80%, 80% to 20%	0.45	1.80	0.45	1.80	0.45	1.80	ns	Figures 1 and 3
$t_s$	Setup Time							ns	Figure 6
	$D_3$	1.20		1.20		1.20			
	$P_n$	1.70		1.70		1.70			
	$D_0/\overline{CET}, \overline{CEP}$	1.45		1.45		1.45			
	$S_n$	3.30		3.30		3.30			
	MR (Release Time)	2.60		2.60		2.60			
$t_h$	Hold Time							ns	Figure 6
	$D_3$	0.20		0.20		0.20			
	$P_n$	0.10		0.10		0.10			
	$D_0/\overline{CET}, \overline{CEP}$	0.20		0.20		0.20			
	$S_n$	-0.90		-0.90		-0.90			
$t_{pw(H)}$	Pulse Width HIGH CP, MR	2.00		2.00		2.00		ns	Figures 3 and 4


\*See Family Characteristics for other dc specifications.

# F100136

**Flatpak AC Characteristics:**  $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$ ,  $V_{CC} = V_{CCA} = \text{GND}$

Symbol	Characteristic	$T_C = 0^\circ\text{C}$		$T_C = +25^\circ\text{C}$		$T_C = +85^\circ\text{C}$		Unit	Condition
		Min	Max	Min	Max	Min	Max		
$f_{\text{shift}}$	Shift Frequency	250		250		250		MHz	Figures 2 and 3
$t_{\text{PLH}}$ $t_{\text{PHL}}$	Propagation Delay CP to $Q_n, \overline{Q}_n$	0.85	1.90	0.85	1.90	0.85	2.05	ns	Figures 1 and 3
$t_{\text{PLH}}$ $t_{\text{PHL}}$	Propagation Delay CP to $\overline{\text{TC}}$	1.90	4.60	1.90	4.40	1.90	5.00	ns	
$t_{\text{PLH}}$ $t_{\text{PHL}}$	Propagation Delay MR to $Q_n, \overline{Q}_n$	1.20	2.75	1.35	2.75	1.20	2.90	ns	Figures 1 and 4
$t_{\text{PLH}}$ $t_{\text{PHL}}$	Propagation Delay MR to $\overline{\text{TC}}$	2.20	4.60	2.20	4.60	2.20	5.10	ns	
$t_{\text{PLH}}$ $t_{\text{PHL}}$	Propagation Delay $D_0/\text{CET}$ to $\text{TC}$	1.40	3.00	1.40	3.00	1.40	3.30	ns	Figures 1 and 5
$t_{\text{PLH}}$ $t_{\text{PHL}}$	Propagation Delay $S_n$ to $\overline{\text{TC}}$	0.90	3.60	1.00	3.60	1.00	4.10	ns	
$t_{\text{TLH}}$ $t_{\text{THL}}$	Transition Time 20% to 80%, 80% to 20%	0.45	1.70	0.45	1.70	0.45	1.70	ns	Figures 1 and 3
$t_s$	Setup Time $D_3$	1.10		1.10		1.10		ns	Figure 6
	$P_n$	1.60		1.60		1.60			
	$D_0/\text{CET}, \overline{\text{CEP}}$	1.35		1.35		1.35			
	$S_n$	3.20		3.20		3.20			
	MR (Release Time)	2.50		2.50		2.50			
$t_h$	Hold Time $D_3$	0.10		0.10		0.10		ns	Figure 6
	$P_n$	0		0		0			
	$D_0/\text{CET}, \overline{\text{CEP}}$	0.10		0.10		0.10			
	$S_n$	-1.00		-1.00		-1.00			
$t_{\text{pw}}(\text{H})$	Pulse Width HIGH CP, MR	2.00		2.00		2.00		ns	Figures 3 and 4


Fig. 1 AC Test Circuit



**Notes**

- VCC, VCCA = +2 V, VEE = -2.5 V
- L1, L2 and L3 = equal length 50  $\Omega$  impedance lines
- RT = 50  $\Omega$  terminator internal to scope
- Decoupling 0.1  $\mu$ F from GND to VCC and VEE
- All unused outputs are loaded with 50  $\Omega$  to GND
- CL = Fixture and stray capacitance  $\leq$  3 pF
- Pin numbers shown are for flatpak; for DIP see logic symbol

Fig. 2 Shift Frequency Test Circuit (Shift Left)



**Notes**

1. For shift right mode +1.05 V is applied at S0
2. The feedback path from output to input should be as short as possible

Fig. 3 Propagation Delay (Clock) and Transition Times




Fig. 4 Propagation Delay (Reset)




Fig. 5 Propagation Delay (Serial Data, Selects)





Fig. 6 Setup and Hold Time




**Notes**

- $t_s$  is the minimum time before the transition of the clock that information must be present at the data input
- $t_h$  is the minimum time after the transition of the clock that information must remain unchanged at the data input




**Application**

**3-Stage Divider, Preset Count Down Mode**



**Note**  
If  $S_0 = S_1 = S_2 = \text{LOW}$ , then  $T_C = \text{LOW}$

**Slow Expansion Scheme**



**Fast Expansion Scheme**

