

# SN54147, SN54148, SN54LS147, SN54LS148 SN74147, SN74148, SN74LS147, SN74LS148

10-Line to 4-Line and 8-Line to 3-Line Priority Encoders

These TTL encoders feature priority decoding of the inputs to ensure that only the highest-order data line is encoded. The '147 and 'LS147 encode nine data lines to four-line (8-4-2-1) BCD. The implied decimal zero condition requires no input condition as zero is encoded when all nine data lines are at a high logic level. The '148 and 'LS148 encode eight data lines to three-line (4-2-1) binary (octal). Cascading circuitry (enable input EI and enable output EO) has been provided to allow octal expansion without the need for external circuitry. For all types, data inputs and outputs are active at the low logic level. All inputs are buffered to represent one normalized Series 54/74 or 54LS/74LS load, respectively.

# Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All recreations are done with the approval of the OCM.

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceeds the OCM data sheet.

# **Quality Overview**

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-38535
  - Class Q Military
  - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
  - Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OEM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

### SN54147, SN54148, SN54LS147, SN54LS148 SN74147, SN74148 (TIM9907), SN74LS147, SN74LS148 10-LINE TO 4-LINE AND 8-LINE TO 3-LINE PRIORITY ENCODERS SDLS053A – OCTOBER 1976 – REVISED FEBRUARY 2001

'147, 'LS147

- Encodes 10-Line Decimal to 4-Line BCD
- Applications Include:
  - Keyboard Encoding
  - Range Selection

'148, 'LS148

- Encodes 8 Data Lines to 3-Line Binary (Octal)
- Applications Include:
  - N-Bit Encoding
  - Code Converters and Generators

	TYPICAL	TYPICAL
TYPE	DATA	POWER
	DELAY	DISSIPATION
'147	10 ns	225 mW
'148	10 ns	190 mW
'LS147	15 ns	60 mW
'LS148	15 ns	60 mW

#### description

These TTL encoders feature priority decoding of the inputs to ensure that only the highest-order data line is encoded. The '147 and 'LS147 encode nine data lines to four-line (8-4-2-1) BCD. The implied decimal zero condition requires no input condition as zero is encoded when all nine data lines are at a high logic level. The '148 and 'LS148 encode eight data lines to three-line (4-2-1) binary (octal). Cascading circuitry (enable input EI and enable output EO) has been provided to allow octal expansion without the need for external circuitry. For all types, data inputs and outputs are active at the low logic level. All inputs are buffered to represent one normalized Series 54/74 or 54LS/74LS load, respectively.

'147, 'LS147


				FUI	VC II		TAB					
			11	IPUT	S					ουτι	PUTS	5
1	2	3	4	5	6	7	8	9.	D	С	в	A
н	н	н	н	н	н	н	н	н	н	н	н	н
х	x	×	х	x	x	х	х	L	L	н	н	L
х	х	х	х	х	х	х	٤	н	L	н	н	н
х	х	х	х	х	х	E.	н	н	н	L	L	Ł
х	х	х	х	х	L	н	н	н	н	L	L	н
х	х	х	x	L	н	н	н	н	н	L	н	L
х	х	х	L	н	н	н	н	н	н	L	н	н
х	х	L	н·	н	н	н	н	н	н	н	L	L
х	Ł	Ч	н	н	н	н	н	н	н	н	L	н
L	н	н	н	н	н	н	н	н	н	н	н	Ļ


H = high logic level, L = low logic level, X = irrelevant

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



\$N54147, Si SN54148, SN54LS148 SN74147, SN74144 SN74LS147, SN74LS148 (TOP \	J OR W PACKAGE B N PACKAGE B D OR N PACKAGE
'147, 'LS147	'148, 'LS148
4 1 16 VCC 5 2 15 NC 6 3 14 D 7 4 13 3 8 5 12 2 C 6 11 1 B 7 10 9 GND 8 9 A	4 1 16 VCC 5 2 15 E0 6 3 14 GS 7 4 13 3 EI 5 12 2 A2 6 11 1 A1 7 10 0 GND 8 9 A0





NC - No internal connection


'148, 'LS148

				F	UNC	тю	N T/	ABL	E									
	H X X X X X X X X L H H H H H H H L X X X X X X X X L X X X X X X L L X X X X									OUTPUTS								
El	0	1	2	3	4	5	6	7	A2	A1	AO	GS	EO					
н	×	х	х	X	x	x	x	х	H <sup>,</sup>	н	н	н	н					
L	н	н	н	н	н	н	н	н	H	н	н	H	L					
L	×	х	х	х	х	х	х	L	L	L	L	L	н					
L	X	х	х	х	х	х	L	н	L	E	н	L	н					
L	×	х	х	х	х	L	н	н	L	н	E	L	н					
L	×	х	х	х	L	н	н	н	L	н	н	L	н					
L	X	x	х	L	н	н	н	н	н	L	Ł	L	н					
L	×	х	L	н	н	н	н	н	н	L	н	L	н					
Ł	x	٤	н	н	н	н	н	н	н	н	L	L	н					
L	L	н	н	н	н	н	н	н	. н	н	н	L	н					

# SN54147, SN54148, SN54LS147, SN54LS148 SN74147, SN74148 (TIM9907), SN74LS147, SN74LS148 **10-LINE TO 4-LINE AND 8-LINE TO 3-LINE PRIORITY ENCODERS**

SDLS053A – OCTOBER 1976 – REVISED FEBRUARY 2001


#### logic symbols<sup>†</sup>




<sup>†</sup>These symbols are in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, N, and W packages.


#### logic diagrams



Pin numbers shown are for D, J, N, and W packages.










### SN54147, SN54148, SN54LS147, SN54LS148 SN74147, SN74148 (TIM9907), SN74LS147, SN74LS148 10-LINE TO 4-LINE AND 8-LINE TO 3-LINE PRIORITY ENCODERS SDLS053A – OCTOBER 1976 – REVISED FEBRUARY 2001

### schematics of inputs and outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

													· ·			
Supply voltage, VCC (see Note 1)	:		•	• •		•	•	. •		 . :		•	•	·	 ·	7 V
Input voltage: '147, '148																
'LS147, 'LS148	•									•••						7 V
Interemitter voltage: 148 only (see Note	e 2)	•	•		•				•	 •		•		•		5.5 V
Operating free-air temperature range: SN																
St	V74'	, SN	74	LS C	ircui	ts					÷.					0°C to 70°C
Storage temperature range	•	• • •	· .	• •		· .	• •			 •			•	1	 6	5°C to 150°C

NOTES: 1. Voltage values, except interemitter voltage, are with respect to network ground terminal. 2. This is the voltage between two emitters of a multiple-emitter transistor. For '148 circuits, this rating applies between any two of the eight data lines, 0 through 7.

#### recommended operating conditions

		SN54'			SN74' ŚN54LS'			5'	-	S'			
	MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, VCC	4.5	5	5.5	4.75	5	5.25	4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH			-800			800			400			-400	μA
Low-level output current, IOL			16	1		16		· · · · · · ·	4			8	mΑ
Operating free-air temperature, TA	-55		125	0	······································	70	-55	<del>.</del>	125	0		70	°C



# SN54147, SN54148, SN54LS147, SN54LS148 SN74147, SN74148 (TIM9907), SN74LS147, SN74LS148 10-LINE TO 4-LINE AND 8-LINE TO 3-LINE PRIORITY ENCODERS

SDLS053A – OCTOBER 1976 – REVISED FEBRUARY 2001

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

		at solar solar solar solar Line solar sola		· · · · · · · · · · · · · · · · · · ·		'147			<b>'14</b> 8		
	PARAMET	rer i	TEST CO	NDITIONST	MIN	TYP	MAX	MIN	TYP‡	MAX	
ViH	High-level input voltage				2			2			V
VIL	Low-level input voltage					· · ·	0.8			0,8	
VIK	Input clamp voltage	· · · · · · · · · · · · · · · · · · ·	V <sub>CC</sub> = MIN,	lj ≠12 mA			-1.5			-1.5	V
Vон	High-level output voltage		V <sub>CC</sub> = MIN, V <sub>IL</sub> = 0.8 V,	••••	2.4	3.3	·* .	2.4	3.3		V.
VOL	Low-level output voltage		V <sub>CC</sub> = MIN, V <sub>IL</sub> = 0.8 V,	VIH = 2 V, IOL = 16 mA		0.2	0.4		0.2	0.4	v
li i	Input current at maximum	input voltage	VCC = MAX,	VI = 5.5 V			1			1	mA
4	Uteb to at the state of the state	0 input	No Max	N OAN						40	
ЧН	High-level input current	Any input except 0	VCC = MAX,	VI = 2.4 V			40			80	μ <b>Α</b>
	1 1 1	0 input		N - 0 4 V						-1.6	
46	Low-level input current	Any input except 0	$-V_{CC} = MAX,$	vj = 0.4 v			1.6			-3.2	mA
los	Short-circuit output currer	nt §	V <sub>CC</sub> = MAX		-35		-85	-35		-85	mA
	· · · · · · · · · · · · · · · · · · ·		V <sub>CC</sub> = MAX,	Condition 1		50	70		40	60	mA
CC	Supply current	· · · · · · · · ·	See Note 3	Condition 2		42	62		35	55	mA

NOTE 3: For '147, I<sub>CC</sub> (condition 1) is measured with input 7 grounded, other inputs and outputs open; I<sub>CC</sub> (condition 2) is measured with all inputs and outputs open. For '148, I<sub>CC</sub> (condition 1) is measured with inputs 7 and E1 grounded, other inputs and outputs open; I<sub>CC</sub> (condition 2) is measured with all inputs and outputs open.

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup>All typical values are at  $V_{CC} = 5 V$ ,  $T_A = 25$ °C.

SNot more than one output should be shorted at a time.

5

### SN54147, SN74147 switching characteristics, $V_{CC}$ = 5 V, $T_A$ = 25°C

PARAMETER	FROM (INPUT)	TO (OUTPUT)	WAVEFORM	TEST CONDITIONS	MIN	түр	MAX	UNIT
<sup>t</sup> PLH	Anv	Any	In-phase	CL = 15 pF,		9	14	ns
<b>tPHL</b>			output	- R <sub>L</sub> = 400 Ω,		7	11	113
<b>tPLH</b>	Any	Any	Out-of-phase	See Note 4		13	19	DS
<sup>t</sup> PHL			output	Jee Note 4		12	19	1/3

# SN54148, SN74148 switching characteristics, $V_{CC}$ = 5 V, $T_A$ = 25°C

PARAMETER	(INPUT)	TO (OUTPUT)	WAVEFORM	TEST CONDITIONS	MIN	түр	MAX	UNIT
<sup>t</sup> PLH	1 thru 7	A0, A1, or A2	In-phase			10	15	ns
TPHL		A0, A1, 01 A2	output	· · ·		9	14	
<b>tPLH</b>	1 thru 7	A0, A1, or A2	Out-of-phase			13	19	ns
TPHL		A0, A1, 01 A2	output			12	19	
tPLH	O thru 7	EO	Out-of-phase			6	10	ns
<sup>t</sup> PHL	- Othru /	EU	output	CL = 15 pF,		14	25	] "*
tPLH	0 thru 7	GS	. In-phase	R <sub>L</sub> = 400 Ω,		18	30	nis
<b>TPHL</b>	- Uniu /	03	output	See Note 4	· ·	14	25	
tPLH	EI	A0, A1, or A2	In-phase	See Note 4		10	15	ns
TPHL	EI	A0, A1, 01 A2	output			10	15	] ''
tPLH		GS	In-phase			8	12	ns
TPHL	EI	. 05	output			10	15	]
<b>TPLH</b>	EI	EQ	In-phase			10	15	ns
<b>tPHL</b>		EQ.	output			17	30	] '''

¶tpLH = propagation delay time, low-to-high-level output

tpHL = propagation delay time, high-to-low-level output

NOTE 4: Load circuits and voltage waveforms are shown in Section 1.



### SN54147, SN54148, SN54LS147, SN54LS148 SN74147, SN74148 (TIM9907), SN74LS147, SN74LS148 **10-LINE TO 4-LINE AND 8-LINE TO 3-LINE PRIORITY ENCODERS** SDLS053A - OCTOBER 1976 - REVISED FEBRUARY 2001

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMET	*E0	TERT CON	DITIONS	S	N54L	5'	5	S'		
	FARAME	. EA	TEST COM	DITIONS	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
VIH	High-level input voltage			- 2	2			2			V
VIL	Low-level input voltage		· ·				0.7			0.8	V
VIK	Input clamp voltage		V <sub>CC</sub> = MIN,	lj =18 mA			-1.5	[		-1.5	V
vон	High-level output voltage		V <sub>CC</sub> = MIN, V <sub>IL</sub> = 0.8 V,	V <sub>1H</sub> = 2 ∨ IOH = -400 µA	2.5	3.4		2.7	3.4		v
Voi	Low-level output voltage		V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V,	IOL = 4 mA		0.25	0.4		0.25	0.4	v
-OL			VIL = VILmax	lOL = 8 mA				i di s	0.35	0.5	•
1.	Input current at	'LS148 inputs 1 thru 7	VCC = MAX,	V. = 7 V			0.2			0.2	mÁ
	maximum input voltage	All other inputs		v] - / v			0.1			0.1	UIA .
1	High-level input current	'LS148 inputs 1 thru 7	VMAY	V 27V			40			40	
ЧН	Thigh-level input current	All other inputs	V <sub>CC</sub> = MAX,	v] - 2.7 v			20			20	μA
1		'LS148 inputs 1 thru 7	VMAX	N = 0.4 M			0.8			0.8	
μL	Low-level input current	All other inputs	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 0.4 V		÷.,	-0.4			-0.4	mA
los	Short-circuit output curren	it §	V <sub>CC</sub> = MAX		20		-100	-20		-100	mA.
100	Supply ourrent		V <sub>CC</sub> = MAX,	Condition 1		12	20		12	20	mA .
1CC	Supply current	·	See Note 5	Condition 2		10	. 17		10	17	mA

NOTE 5: For 'LS147, ICC (condition 1) is measured with input 7 grounded, other inputs and outputs open; ICC (condition 2) is measured with all inputs and outputs open. For 'LS148, ICC (condition 1) is measured with inputs 7 and El grounded, other inputs and outputs open, ICC (condition 2) is measured with all inputs and outputs open.

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup>All typical values are at  $V_{CC} = 5 V$ ,  $T_A = 25^{\circ}C$ .

SNot more than one output should be shorted at a time.

### SN54LS147, SN74LS147 switching characteristics, VCC = 5 V, TA = 25°C

PARAMETER¶	FROM (INPUT)	TO (OUTPUT)	WAVEFORM	TEST CONDITIONS	MIN	түр	MAX	UNIT
tPLH	Any	Αηγ	In-phase	CL = 15 pF,		12	18	
<sup>t</sup> PHL		~19 <b>7</b>	output	- R <sub>L</sub> = 2 kΩ,		12	18	ns
<sup>t</sup> PLH	Any	Any	Out-of-phase	See Note 4		21	33	
tPHL	~~~~		output	Jee NOLE 4 .		15	23	ns

## SN54LS148, SN74LS148 switching characteristics, $V_{CC} = 5 V$ , $T_A = 25^{\circ}C$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	WAVEFORM	TEST CONDITIONS	MIN	түр	MAX	UNIT
<sup>t</sup> РLH	1 thru 7	A0, A1, or A2	In-phase			14	18	
<b>tPHL</b>		AU, A1, 01 A2	output			15	25	ns
<b>TPLH</b>	1 thru 7	A0, A1, or A2	Out-of-phase			20	36	
<sup>t</sup> PHL	i thru /	AU, A1, 01 A2	output	$(A_{ij})_{ij} = (A_{ij})_{ij} = (A_{ij})_{ij$		16	29	ns
tPLH	0 thru 7	EO	Out-of-phase			7	18	
<b>tPHL</b>	o taru 7	E0 .	output	0.15-5		25	40	ns
<sup>t</sup> PLH	0 thru 7	GS	In-phase	$C_{L} = 15  \text{pF},$		35	55	-
tPHL -	o unru 7		output	$R_{\rm L} = 2  \rm k\Omega,$		9	21	ns
tPLH	El	A0, A1, or A2	In-phase	See Note 4		16	25	1
1PHL	EI	A0, A1, 01 A2	output			12	25	ns
TPLH	EI	GS	In-phase			12	17	
<b>tPHL</b>	EI		output	· ·		14	36	ns
PLH A	EI	EO	In-phase	1		12	. 21	
<b>tPHL</b>	E1	20	output			23	35	ins


¶tpLH ≡ propagation delay time, low-to-high-level output

tPHL = propagation delay time, high-to-low-level output NOTE 4: Load circuits and voltage waveforms are shown in Section 1.



# SN54147, SN54148, SN54LS147, SN54LS148 SN74147, SN74148 (TIM9907), SN74LS147, SN74LS148 10-LINE TO 4-LINE AND 8-LINE TO 3-LINE PRIORITY ENCODERS

SDLS053A – OCTOBER 1976 – REVISED FEBRUARY 2001



Since the '147/'LS147 and '148/'LS148 are combinational logic circuits, wrong addresses can appear during input transients. Moreover, for the '148/'LS148 a change from high to low at input El can cause a transient low on the GS output when all inputs are high. This must be considered when strobing the outputs.

**ENCODED DATA (ACTIVE HIGH)** 

(ACTIVE HIGH)



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, license, warranty or endorsement thereof.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations and notices. Representation or reproduction of this information with alteration voids all warranties provided for an associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Resale of TI's products or services with <u>statements different from or beyond the parameters</u> stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Also see: Standard Terms and Conditions of Sale for Semiconductor Products. www.ti.com/sc/docs/stdterms.htm

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2001, Texas Instruments Incorporated