
FEATURES

- Functionally and Mechanically Identical to 54122 and 54123
- Retriggerable for Very Long Output Pulses, Up to 100% Duty Cycle
- Overriding Clear Terminates Output Pulse
- Low Power Dissipation:
 - 'LS122 . . . 30 mW Typical
 - 'LS123 . . . 60 mW Typical
- Compensated for VCC and Temperature Variations
- D-C Triggered from Active-High or Active-Low Gated Logic Inputs
- 'LS122 Has Internal 10 kΩ Timing Resistor
- Diode-Clamped Inputs
- Compatible for Use with TTL or DTL

DESCRIPTION

The 'LS122 and 'LS123 multivibrators feature d-c triggering from gated low-level-active (A) and high-level-active (B) inputs, and also provide overriding direct clear inputs. Complementary outputs are provided. The retrigger capability simplifies the generation of output pulses of extremely long duration. By triggering the input before the output pulse is terminated, the output pulse may be extended. The overriding clear capability permits any output pulse to be terminated at a predetermined time independently of the timing components R and C. Enough Schmitt hysteresis is provided to ensure jitter-free triggering from the B inputs with transition rates as slow as 1 volt per second. Figure 1 illustrates triggering the one-shot with the high-level-active (B) inputs.



'LS122 FUNCTION TABLE (SEE NOTE 1)


	1	NPUTS			OUT	PUTS
CLEAR	A1	A2 ·	В1	В2	α	ā
L	x	Х	Х	Х	L	Н
x	H	Н	Х	×	L	Н
X	x	X	L	×	L	Н
X	х	X	Х	L	L	н
х	L	X	Н	Н	L	Н
Н	L	X	†	H		T
н	L	Х	Н	1	17	T
н	×	L	Н	Н	L	Н
н	x	L	†	н	17	J
н	х	L	Н	1	17	ŢŢ
н	н	1	Н	H	17	T
Н	1	1	Н	Н		7_
н	↓	Н	Н	н	1	Ţ
_ ↑	L	Х	н	н	17	L
1	x	L	Н	Н		ுப

'LS123 FUNCTION TABLE (SEE NOTE 1)

INPUT	s		Τ	OUTPUTS					
CLEAR	CLEAR A		А В			Q	ā		
L	х	x		L	H				
x	н	х	1	L	Н				
x	х	L		L	Н				
Н	L	†		Л	T				
Н	[↓	Н	-	JΓ	Ţ				
1	L	H		\mathcal{T}	IJ				



- NOTES: 1. H = high level (steady state), L = low level (steady state), ↑ = transition from low to high level, ↓ = transition from high to low level, H = one high-level pulse, L = one low-level pulse, X = irrelevant (any input, including transitions).
 - 2. To use the internal timing resistor of 'LS122, connect $R_{\mbox{\scriptsize int}}$ to $V_{\mbox{\scriptsize CC}}.$
 - 3. An external timing capacitor may be connected between C_{ext} and $R_{\text{ext}}/C_{\text{ext}}$ (positive).
 - 4. For accurate repeatable pulse widths, connect an external resistor between R_{ext}/C_{ext} and V_{CC} with R_{int} open circuited.
 - 5. To obtain variable pulse widths, connect external variable resistance between Rint or Rext/Cext and VCC.




Retrigger pulse must not start before 0.22 $C_{\mbox{ext}}$ (in NOTE: picofarads) nanoseconds after previous trigger pulse.

FIGURE 1-Typical Input/Output Pulses

These monostables are designed to provide the system designer with complete flexibility in controlling the pulse width, either to lengthen the pulse by retriggering, or to shorten by clearing. The 'LS122 has an internal timing resistor which allows the circuit to be operated with only an external capacitor, if so desired.

The output pulse is primarily a function of the external



[†]These values of resistance exceed the maximum recommended for use over the full temperature range of the 9LS/54LS' circuits.

FIGURE 2

capacitor and resistor. For $C_{\text{ext}} > 1000 \text{ pF}$, the output pulse width (tw) is defined as:

$$t_W = 0.4 \cdot R_T \cdot C_{ext}$$

 R_T is in $k\Omega$ (either internal or external timing resistor), Cext is in pF,

tw is in ns.

For pulse widths when $C_{\text{ext}} \leq 1000 \text{ pF}$, see Figure 2.

Recommended Operating Conditions

		9LS/54LS			9LS/74LS			
	Min.	Nom.	Max.	Min.	Nom.	Max.	Unit	
Supply voltage, V _{CC}	4.5	5	5.5	4.75	5	5.25	V	
High-level output current, IOH		T	<u> </u>	-400	-		400	-
Low-level output current, IOL	 	 	4	├		-	μА	
	A or B inputs high	40			40		8	mA
Pulse width, t _W	A or B inputs low	40			40	_		ns
	Clear low	40			40			113
External timing resistance, Rext		5		225	5		360	10
External capacitance, Cext			restric		لـــــــا			kΩ
Wiring capacitance at Rext/Cext terminal		INC	restric		No	restric		
Operating free-air temperature, TA				50	L.,		50	ρF
Table 1 A Competatule, 1 A		-55		125	0	ĺ	70	°C

Electrical Characteristics Over Recommended Operating Free-Air Temperature Range (Unless Otherwise Noted)

						9LS/54LS			9LS/74LS		
Parameter VIH High-level input voltage		Test Conditions [†]				Typ.‡	Max.	Min.	Typ.‡	Max.	Unit
					2			2		I	V
VIL	Low-level input voltage						0.7			0.8	V
V ₁	Input clamp voltage	V _{CC} = MIN,	I _I = -18 mA				-1.5	<u> </u>		-1.5	V
Уон	High-level output voltage	V _{CC} = MIN, V _{IL} = V _{IL} max,	V _{IH} = 2V, I _{OH} = -400	μΑ	2.5	3.5		2.7	3.5		V
		VCC = MIN,	V _{IH} = 2V,	1 _{OL} = 4 mA		0.25	0.4		0.25	0.4	\ _V
VOL	Low-level output voltage	V _{IL} = V _{IL} max		I _{OL} = 8 mA					0.35	0.5]
i _i	Input current at maximum input voltage	V _{CC} = MAX,	V _I = 7V				0.1			0.1	mA
Чн	High-level input current	VCC = MAX,	V ₁ = 2.7V				20			20	μΑ
IL	Low-level input current	V _{CC} = MAX,	V _I = 0.4V				-0.4			-0.4	mA
los	Short-circuit output current∮	V _{CC} = MAX			-30		-150	-30	<u> </u>	-150	mA
-03	Supply current			'LS122		6	11		6	11	_ mA
¹ cc	(quiescent or triggered)	V _{CC} = MAX,	See Note 2	'LS123		12	20		12	20	

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

Switching Characteristics $V_{\text{cc}} = 5.0V$ Over Recommended Free-Air Temperature Range.

Parameter	From	From To			-55°C +			+25°C		+125°		Unit
T granictor	(Input)	(Output)	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	
Test Condition	ns: C _L = 15pF,	R _L = 2.0k C _e	_{st} = Opf	R _{ext} =	5.0kΩ (S	iee Fig. 3,	page	2-61 and F	ig. A, pa	ge 2-1	74)	
	Α			25	37		22	33		25	37	nc
^t PLH	В	Q		32	48		29	44		32	48	ns
	A			33	49		30	45		33	49	ns
[†] PHL	В	ā		40	61		37	56		40	61	115
tour	-	Q		21	31		18	27		21	31	ns
tPHL tPLH	clear	ā		33	50		30	45		33	50	ns
twQ(min)	A or B	a		140	250		116	200		140	250	ns
*twQ	A or B	Q		_		4.0	4.5	5.0	_	_		μς
Test Conditio	ons: C _L = 50pF	. R. = 2.0k, C	; = Op	f, R _{ext}	= 5.0k Ω (See Fig. 3	3, page	2-61 and	Fig. A, p	age 2-	174)	
	A		<u> </u>	30		Ĭ	26			30	43]
[†] PLH	В	a	-	37	54		33	49		37	54	ns
	A			38	55		34	50		38	55	
tPHL	В	ā		45		T	41	62		45	67	ns
*===	+	Q	<u> </u>	26	+		22	32		26	37	ns
[†] PHL	clear	ā	-	39		-	35			39	55	ns
tPLH twQ _(min)	A or B	a	+	155			127			155	270	ns

Note: AC specification shown under -55°C and +125°C are for 9LS devices only. All 50pF specifications are for 9LS devices only.



 $^{^{\}ddagger}$ All typical values are at V_{CC} = 5V, T_{A} = 25°C.

Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

NOTE 2: With all outputs open and 4.5 V applied to all data and clear inputs, ICC is measured after a momentary ground, then 4.5 V, is

^{*}For this test $R_{\mbox{ext}}$ = 10kΩ, $C_{\mbox{ext}}$ = 1000pF.

TYPICAL APPLICATION DATA

The basic output pulse width is essentially determined by the values of external capacitance and timing resistance. For pulse widths when $C_{ext}\leqslant$ 1000 pF.

When $C_{\mbox{ext}} \! > \! 1000 \mbox{ pF}$, the output pulse width is defined as:

$$t_W = 0.45 \bullet R_T \bullet C_{ext}$$

where

 $R_{\mbox{\scriptsize T}}$ is in $k\Omega$ (internal or external timing resistance.)

Cext is in pF

tw is in nanoseconds

For best results, system ground should be applied to the $C_{\mbox{ext}}$ terminal. The switching diode is not needed for electrolytic capacitance applications.




FIGURE 3
TIMING COMPONENT CONNECTIONS