Si500S

SINGLE-ENDED OUTPUT SILICON OSCILLATOR

Features

- Quartz-free, MEMS-free, and PLL-free all-silicon oscillator
- Any-rate output frequencies from 0.9 to 200 MHz
- Short lead times
- Excellent temperature stability (±20 ppm)
- Highly reliable startup and operation
- High immunity to shock and vibration
- Low jitter: <1.5 ps
- Footprint compatible with industry-standard 3.2 x 5.0 mm XOs
- CMOS and SSTL versions available
- Driver stopped, tri-state, or powerdown operation
- Pb-free and RoHS compliant
- 1.8, 2.5, or 3.3 V options
- Low power

Specifications

Parameters	Condition	Min	Typ	Max	Units
Frequency Range		0.9	—	200	MHz
Temperature Stability		—	±20	—	ppm
Overall Stability[1]	$T_A = 0$ to +70 °C	—	—	±150	ppm
	$T_A = 0$ to +85 °C	—	—	±250	ppm
Operating Temperature		0	—	+70	deg C
Storage Temperature		−55	—	+125	deg C
Supply Voltage	1.8 V option	1.71	—	1.98	V
	2.5 V option	2.25	—	2.75	V
	3.3 V option	2.97	—	3.63	V
Supply Current	1.8 V option, 40 pF, 40 MHz	—	13.9	15.4	mA
	1.8 V option, 10 pF, 200 MHz	—	16.7	18.3	mA
	2.5 V option, 40 pF, 40 MHz	—	15.8	17.3	mA
	2.5 V option, 10 pF, 200 MHz	—	19.3	21.0	mA
	3.3 V option, 40 pF, 40 MHz	—	17.7	19.3	mA
	3.3 V option, 10 pF, 200 MHz	—	21.5	23.6	mA
	SSTL-3, 200 MHz	—	18.1	20.2	mA
	SSTL-2, 200 MHz	—	18.0	19.7	mA
	SSTL-18, 200 MHz	—	16.8	18.7	mA
	Output Stopped, CMOS	—	11.8	13.1	mA
	Tri-State	—	9.7	10.7	mA
	Powerdown	—	1.0	1.9	mA
Output Symmetry	$0.5 \times V_{DD}$	$46 - 13$ ns/T_{CLK}	—	$54 + 13$ ns/T_{CLK}	%
Rise and Fall Times[2]	CMOS, $C_L = 15$ pF measured from 20 to 80% of V_{DD}	—	1.4	2.0	ns
	SSTL	—	—	0.6	ns
CMOS Output Voltage	V_{OH}, sourcing 9 mA	$V_{DD} - 0.5$	—	—	V
	V_{OL}, sinking 9 mA	—	—	0.5	V
SSTL Output Voltage[3]	SSTL-18	$.5 \times V_{DD} + 0.375$	—	$.5 \times V_{DD} - 0.375$	V
	SSTL-2	$.5 \times V_{DD} + 0.48$	—	$.5 \times V_{DD} - 0.48$	V
	SSTL-3	$.45 \times V_{DD} + 0.48$	—	$.45 V_{DD} - 0.48$	V
Powerup Time	From time V_{DD} crosses min spec supply	—	—	2	ms
OE Deassertion to Clk Stop		—	—	$250 + 3 \times T_{CLK}$	ns
Return from Output Driver Stopped Mode		—	—	$250 + 3 \times T_{CLK}$	ns
Return from Tri-State Time		—	—	$12 + 3 \times T_{CLK}$	µs
Return from Powerdown Time		—	—	2	ms
Period Jitter (1-sigma)	SSTL[2]	—	1	2	ps RMS
Integrated Phase Jitter	1 MHz – $0.4 \times F_{OUT}$, SSTL or CMOS and $C_L \le 7$ pF, $F_{OUT} > 2.5$ MHz	—	0.7	1.5	ps RMS

Notes:
1. Inclusive of 25 °C initial frequency accuracy, operating temperature range, supply voltage change, output load change, 1st year aging at 25 °C, shock, vibration, and a single solder reflow.
2. See AN409 for further details regarding output clock termination recommendations.
3. Min column entries are minima of V_{OH}. Max column entries are maxima of V_{OL}.

This information applies to a product under development. Its characteristics and specifications are subject to change without notice.

Si500S

Package Specifications

Table 1. Package Diagram Dimensions (mm)

Dimension	Min	Nom	Max
A	0.80	0.85	0.90
A1	0.00	0.03	0.05
b	1.15	1.20	1.25
D	3.20 BSC		
e	2.54 BSC		
E	4.00 BSC		
L	0.95	1.00	1.05

Dimension	Min	Nom	Max
L1	0.00	0.05	0.10
aaa			0.10
bbb			0.10
ccc			0.08
ddd			0.10
eee			0.05

Table 2. Pad Connections

1	OE
2	GND
3	Output
4	VDD

Table 3. Tri-State/Powerdown/Driver Stopped Function on OE (3rd Option Code)

	A	B	C	D	E	F
Open	Active	Active	Active	Active	Active	Active
1 Level	Active	Tri-State	Active	Power-down	Active	Driver Stopped
0 Level	Tri-State	Active	Power-down	Active	Driver Stopped	Active

Dimension	(mm)
C1	2.70
E	2.54
X1	1.30
Y1	1.55

Figure 1. Recommended Land Pattern

0 = Si500
CCCCC = mark code
TTTTTT = assembly manufacturing code
YY = year
WW = work week

Figure 2. Top Mark

SILICON LABS

Environmental Compliance

Parameter	Conditions/Test Method
Mechanical Shock	MIL-STD-883, Method 2002.4
Mechanical Vibration	MIL-STD-883, Method 2007.3 A
Resistance to Soldering Heat	MIL-STD-202, 260 C$^\circ$ for 8 seconds
Solderability	MIL-STD-883, Method 2003.8
Damp Heat	IEC 68-2-3
Moisture Sensitivity Level	J-STD-020, MSL 3

Ordering Information

The Si500S supports a variety of options including frequency, output format, supply voltage, and tri-state/powerdown/output driver stopped mode. Specific device configurations are programmed into the Si500S at time of shipment. Configurations are specified using the figure below. Silicon Labs provides a web-based part number utility that can be used to simplify part number configuration. Refer to www.silabs.com/SiliconXOPartnumber to access this tool. The Si500S silicon oscillator is supplied in a ROHS-compliant, Pb-free, 4-pad, 3.2 x 4.0 mm package. Tape and reel packaging is available as an ordering option.

500S — X — X — X — XXMXXXX — A — B — F — R

Si500 Oscillator

1st Option Code

	V_{DD}	Format
A	3.3	CMOS
D	3.3	SSTL-3
E	2.5	CMOS
H	2.5	SSTL-2
J	1.8	CMOS
M	1.8	SSTL-18

Frequency

xMxxxxx: f_{OUT} < 10 MHz
xxMxxxx: 10 MHz < f_{OUT} < 100 MHz
xxxMxxx: f_{OUT} > 100 MHz

3rd Option Code
Tri-State/Powerdown/
Output Driver Stopped

A	OE active high/tristate
B	OE active low/tristate
C	OE active high/powerdown
D	OE active low/powerdown
E	OE active high/driver stopped
F	OE active low/driver stopped

2nd Option Code
Stability (ppm, max)

A	±150
B	±250

R = Tape & Reel
Blank = Tubes

Oper. Temp Range (degC)
F   0 to 70 deg C

Product Revision = B

Package

A   3.2 x 4.0 mm SMD

Si500S

DOCUMENT CHANGE LIST

Revision 0.2 to Revision 0.3

- Updated rise/fall time specification.
- Added ordering option for 0 to +85 °C version.

Rev. 0.3

SILICON LABS

NOTES:

Si500S

CONTACT INFORMATION

Silicon Laboratories Inc.

400 West Cesar Chavez
Austin, TX 78701
Tel: 1+(512) 416-8500
Fax: 1+(512) 416-9669
Toll Free: 1+(877) 444-3032

Email: XOinfo@silabs.com
Internet: www.silabs.com

SILICON LABS