

# PEEL™ 18CV8 -5/-7/-10/-15/-25 CMOS Programmable Electrically Erasable Logic Device

### **Features**

### Multiple Speed Power, Temperature Options

- Vcc = 5 Volts ±10%
- Speeds ranging from 5ns to 25 ns
- Power as low as 37mA at 25MHz
- Commercial and industrial versions available

#### CMOS Electrically Erasable Technology

- Superior factory testing
- Reprogrammable in plastic package
- Reduces retrofit and development costs

#### **■** Development / Programmer Support

- Third party software and programmers
- ICT PLACE Development Software and PDS-3 programmer
- PLD-to-PEEL JEDEC file translator

#### **Architectural Flexibility**

- Enhanced architecture fits in more logic
- 74 product terms x 36 input AND array
- 10 inputs and 8 I/O pins
- 12 possible macrocell configurations
- Asynchronous clear
- Independent output enables
- -- 20 Pin DIP/SOIC/TSSOP and PLCC

### ■ Application Versatility

- Replaces random logic
- Super sets PLDs (PAL, GAL, EPLD)
- Enhanced Architecture fits more logic than ordinary PLDs

## **General Description**

The PEEL18CV8 is a Programmable Electrically Erasable Logic (PEEL) device providing an attractive alternative to ordinary PLDs. The PEEL18CV8 offers the performance, flexibility, ease of design and production practicality needed by logic designers today.

The PEEL18CV8 is available in 20-pin DIP, PLCC, SOIC and TSSOP packages with speeds ranging from 5ns to 25ns with power consumption as low as 37mA. EE-Reprogrammability provides the convenience of instant reprogramming for development and reusable production inventory minimizing the impact of programming changes or errors. EE-Reprogrammability also improves factory testability, thus assuring the highest quality possible.

The PEEL18CV8 architecture allows it to replace over 20 standard 20-pin PLDs (PAL, GAL, EPLD etc.). It also provides additional architecture features so more logic can be put into every design. ICT's JEDEC file translator instantly converts to the PEEL18CV8 existing 20-pin PLDs without the need to rework the existing design. Development and programming support for the PEEL18CV8 is provided by popular third-party programmers and development software. ICT also offers free PLACE development software and a low-cost development system (PDS-3).

Figure 1 Pin Configuration





Figure 2 Block Diagram

1








Figure 3 PEEL18CV8 Logic Array Diagram

2 04-02-004H



## **Function Description**

The PEEL18CV8 implements logic functions as sum-of-products expressions in a programmable-AND/fixed-OR logic array. User-defined functions are created by programming the connections of input signals into the array. User-configurable output structures in the form of I/O macrocells further increase logic flexibility.

#### **Architecture Overview**

The PEEL18CV8 architecture is illustrated in the block diagram of Figure 2. Ten dedicated inputs and 8 I/Os provide up to 18 inputs and 8 outputs for creation of logic functions. At the core of the device is a programmable electrically-erasable AND array which drives a fixed OR array. With this structure, the PEEL18CV8 can implement up to 8 sum-of-products logic expressions.

Associated with each of the 8 OR functions is an I/O macrocell which can be independently programmed to one of 12 different configurations. The programmable macrocells allow each I/O to create sequential or combinatorial logic functions of active-high or active-low polarity, while providing three different feedback paths into the AND array.

### AND/OR LOGIC ARRAY

The programmable AND array of the PEEL18CV8 (shown in Figure 3) is formed by input lines intersecting product terms. The input lines and product terms are used as follows:

#### ■ 36 Input Lines:

- 20 input lines carry the true and complement of the signals applied to the 10 input pins
- 16 additional lines carry the true and complement values of feedback or input signals from the 8 I/Os

### ■ 74 product terms:

- 64 product terms (arranged in groups of 8) are used to form sum of product functions
- 8 output enable terms (one for each I/O)
- 1 global synchronous preset term
- 1 global asynchronous clear term

At each input-line/product-term intersection, there is an EEPROM memory cell that determines whether or not there is a logical connection at that intersection. Each product term is essentially a 36-input AND gate. A product term that is connected to both the true and complement of an input signal will always be FALSE and thus will not affect the OR function that it drives. When all the connections on a product term are opened, a "don't care" state exists and that term will always be TRUE.

When programming the PEEL18CV8, the device programmer first performs a bulk erase to remove the previous pattern. The erase cycle opens every logical connection in the array. The device is configured to perform the user-defined function by programming selected connections in the AND

array. (Note that PEEL device programmers automatically program all of the connections on unused product terms so that they will have no effect on the output function).

## Programmable I/O Macrocell

The unique twelve-configuration output macrocell provides complete control over the architecture of each output. The ability to configure each output independently permits users to tailor the configuration of the PEEL18CV8 to the precise requirements of their designs.

#### **Macrocell Architecture**

Each I/O macrocell, as shown in Figure 4, consists of a D-type flip-flop and two signal-select multiplexers. The configuration of each macrocell is determined by the four EEPROM bits controlling these multiplexers. These bits determine output polarity, output type (registered or non-registered) and input-feedback path (bidirectional I/O, combinatorial feedback). Refer to Table 1 for details.

Equivalent circuits for the twelve macrocell configurations are illustrated in Figure 5. In addition to emulating the four PAL-type output structures (configurations 3,4,9, and 10), the macrocell provides eight additional configurations. When creating a PEEL device design, the desired macrocell configuration generally is specified explicitly in the design file. When the design is assembled or compiled, the macrocell configuration bits are defined in the last lines of the JEDEC programming file.

## **Output Type**

The signal from the OR array can be fed directly to the output pin (combinatorial function) or latched in the D-type flipflop (registered function). The D-type flip-flop latches data on the rising edge of the clock and is controlled by the global preset and clear terms. When the synchronous preset term is satisfied, the Q output of the register will be set HIGH at the next rising edge of the clock input. Satisfying the asynchronous clear will set Q LOW, regardless of the clock state. If both terms are satisfied simultaneously, the clear will override the preset.

## **Output Polarity**

Each macrocell can be configured to implement active-high or active-low logic. Programmable polarity eliminates the need for external inverters.

### **Output Enable**

3

The output of each I/O macrocell can be enabled or disabled under the control of its associated programmable output enable product term. When the logical conditions programmed on the output enable term are satisfied, the output signal is propagated to the I/O pin. Otherwise, the output buffer is switched into the high-impedance state.

Under the control of the output enable term, the I/O pin can



function as a dedicated input, a dedicated output, or a bidirectional I/O. Opening every connection on the output enable term will permanently enable the output buffer and yield a dedicated output. Conversely, if every connection is intact, the enable term will always be logically false and the I/O will function as a dedicated input.

### Input/Feedback Select

The PEEL18CV8 macrocell also provides control over the feedback path. The input/feedback signal associated with each I/O macrocell may be obtained from three different locations; from the I/O input pin, from the Q output of the flip-flop (registered feedback), or directly from the OR gate (combinatorial feedback).


### Bi-directional I/O

The input/feedback signal is taken from the I/O pin when using the pin as a dedicated input or as a bi-directional I/O. (Note that it is possible to create a registered output function with a bi-directional I/O.)

#### **Combinatorial Feedback**

The signal-select multiplexer gives the macrocell the ability to feedback the output of the OR gate, bypassing the output buffer, regardless of whether the output function is registered or combinatorial. This feature allows the creation of asynchronous latches, even when the output must be disabled. (Refer to configurations 5,6,7 and 8 in Figure 5.)

Figure 4 Block Diagram of the PEEL18CV8 I/O Macrocell



## Registered Feedback

Feedback also can be taken from the register, regardless of whether the output function is to be combinatorial or registered. When implementing a combinatorial output function, registered feedback allows for the internal latching of states without giving up the use of the external output.

## **Design Security**

The PEEL18CV8 provides a special EEPROM security bit that prevents unauthorized reading or copying of designs programmed into the device. The security bit is set by the PLD programmer, either at the conclusion of the programming cycle or as a separate step, after the device has been programmed. Once the security bit is set it is impossible to verify (read) or program the PEEL until the entire device has first been erased with the bulk-erase function.

### **Programming Support**

ICT's JEDEC file translator allows easy conversion of existing 20 pin PLD designs to the PEEL18CV8, without the need for redesign. ICT supports a broad range of popular third party design entry systems, including Data I/O Synario and Abel, Logical Devices CUPL and others. ICT also offers (for free) its proprietary PLACE software, an easy-to-use entry level PC-based software development system.

Programming support includes all the popular third party programmers; Data I/O, Logical Devices, and numerous others. ICT also provides a low cost development programmer system, the PDS-3.






Figure 5 Equivalent Circuits for the Twelve Configurations of the PEEL18CV8 I/O Macrocell

C	Configuration				Input/Feedback Select	Output	Output Salast				
#	Α	В	С	D	Input/reedback Select	Output Select					
1	1	1	1	1		Register	Active Low				
2	0	1	1	1	Bi-directional I/O	negistei	Active High				
3	1	0	1	1	Bi-directional I/O	Combinatorial	Active Low				
4	0	0	1	1		Combinatorial	Active High				
5	1	1	1	0		Register	Active Low				
6	0	1	1	0	Combinatorial Feedback	negistei	Active High				
7	1	0	1	0	Combinatorial Feedback	Combinatorial	Active Low				
8	0	0	1	0		Combinatorial	Active High				
9	1	1	0	0		Register	Active Low				
10	0	1	0	0	Register Feedback	negister	Active High				
11	1	0	0	0	negister i eedback	Combinatorial	Active Low				
12	0	0	0	0		Combinatorial	Active High				

5 04-02-004H



This device has been designed and tested for the specified operating ranges. Proper operation outside of these levels is not guaranteed. Exposure to absolute maximum ratings may cause permanent damage.

## **Absolute Maximum Ratings**

Symbol	Parameter	Conditions	Rating	Unit
Vcc	Supply Voltage	Relative to Ground	-0.5 to + 6.0	V
VI, VO	Voltage Applied to Any Pin <sup>2</sup>	Relative to Ground <sup>1</sup>	-0.5 to VCC + 0.6	V
Ю	Output Current	Per Pin (IOL, IOH)	±25	mA
Tst	Storage Temperature		-65 to +150	°C
TLT	Lead Temperature	Soldering 10 Seconds	+300	°C

## **Operating Range**

Symbol	Parameter	Conditions	Min	Max	Unit
V	Committee Vallance	Commercial	4.75	5.25	V
Vcc	Supply Voltage	Industrial	4.5	5.5	V
T <sub>A</sub>	Aughieut Tenenenstung	Commercial	0	+70	°C
	Ambient Temperature	Industrial	-40	+85	°C
TR	Clock Rise Time	See Note 3.		20	ns
TF	Clock Fall Time	See Note 3.		20	ns
T <sub>RVCC</sub>	V <sub>CC</sub> Rise Time	See Note 3.		250	ms

## D.C. Electrical Characteristics Over the operating range (Unless otherwise specified)

Symbol	Parameter	Condition	Min	Max	Unit		
Voн	Output HIGH Voltage - TTL	VCC = Min, IOH = -4.0 mA	2.4		V		
Vohc	Output HIGH Voltage - CMOS <sup>12</sup>	VCC = Min, IOH = -10 μA		VCC - 0.3		V	
VOL	Output LOW Voltage - TTL	VCC = Min, IOL = 16mA/2	4mA <sup>13</sup>		0.5	V	
Volc	Output LOW Voltage - CMOS <sup>12</sup>	VCC = Min, IOL = 10 μA			0.15	V	
VIH	Input HIGH level			2.0	VCC + 0.3	V	
VIL	Input LOW Voltage			-0.3	0.8	V	
lıL	Input, I/O Leakage Current LOW Input and I/O pull-ups disabled	VCC = Max, VIN = GND, I/O = High Z			-10	μА	
IIP	Input, I/O Leakage Current LOW Input and I/O pull-ups enabled	VCC = Max, VIN = GND, I/O = High Z			-100	μА	
IIH	Input, I/O Leakage Current HIGH	VCC = Max, VIN = VCC, I/O = High Z		0 (Typical)	40	μА	
ISC <sup>9</sup>	Output Short Circuit Current	VCC = 5V, VO = 0.5V, TA	= 25°C	-30	-135	mA	
			-5		90		
		VIN = 0V or VCC,	-7		90	1	
ICC <sup>10</sup>	VCC Current, f=1MHz	f = 25 MHz	-10		110/115	mA	
		All Outputs disabled <sup>4</sup>	-15		45/55	1	
		-25			37/50	1	
CIN <sup>7</sup>	Input Capacitance	TA = 25°C, VCC = 5.0V			6	pF	
COUT <sup>7</sup>	Output Capacitance	@ f = 1 MHz		12	pF		

6




## A.C. Electrical Characteristics

Over the operating range 8

Symbol	Parameter	-5		-7		-10/I-10		-15/I-15		-25/I-25		Units
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Units
tpD	Input <sup>5</sup> to non-registered output		5		7.5		10		15		25	ns
toe	Input <sup>5</sup> to output enable <sup>6</sup>		5		7.5		10		15		25	ns
top	Input <sup>5</sup> to output disable <sup>6</sup>		5		7.5		10		15		25	ns
tco1	Clock to Output		4		7		7		12		15	ns
tco2	tCO2 Clock to comb. output delay via internal registered feedback		7.5		10		12		25		35	ns
tCF	Clock to Feedback		2.5		3.5		4		8		15	ns
tsc	Input <sup>5</sup> or feedback setup to clock	3.5		5		5		12		20		ns
tHC	Input <sup>5</sup> hold after clock	0		0		0		0		0		ns
tCL, tCH	Clock low time, clock high time <sup>8</sup>	3		3.5		5		10		15		ns
tCP	Min clock period Ext (tSC + tCO1)	7		12		12		24		35		ns
fMAX1	Internal feedback (1/tSC+tCF) <sup>11</sup>	166.7		117.6		111		50		28.5		MHz
fMAX2	External Feedback (1/tCP) <sup>11</sup>	133		83.3		83.3		41.6		28.5		MHz
fMAX3	No Feedback (1/tCL+tCH) <sup>11</sup>	166.7		142.8		100		50		33.3		MHz
tAW	Asynchronous Reset Pulse Width	5		7.5		10		15		25		ns
tAP	Input <sup>5</sup> to Asynchronous Reset		5		7.5		10		15		25	ns
tAR	Asynchronous Reset recovery time		5		7.5		10		15		25	ns
tRESET	Power-on reset time for registers in clear state		5		5		5		5		5	μs

## **Switching Waveforms**



7


#### Notes:

- 1. Minimum DC input is -0.5V, however, inputs may undershoot to -2.0V for periods less than 20 ns.
- 2. VI and VO are not specified for program/verify operation.
- 3. Test Points for Clock and VCC in  $t_{\mbox{\scriptsize R}}$  and  $t_{\mbox{\scriptsize F}}$  are referenced at the 10% and 90% levels.
- 4. I/O pins are 0V and VCC.
- 5. "Input" refers to an input pin signal.
- 6. tOE is measured from input transition to VREF±0.1V, TOD is measured from input transition to VOH-0.1V or VOL+0.1V; VREF=VL.
- 7. Capacitances are tested on a sample basis.

- 8. Test conditions assume: signal transition times of 3ns or less from the 10% and 90% points, timing reference levels of 1.5V (Unless otherwise specified)
- 9. Test one output at a time for a duration of less than 1 second.
- 10. ICC for a typical application: This parameter is tested with the device programmed as an 8-bit Counter.
- 11. Parameters are not 100% tested. Specifications are based on initial characterization and are tested after any design process modification that might affect operational frequency.
- 12. Available only for 18CV8 -15/I-15/-25/I-25 grades
- 13. 24mA available for 18CV8-5/-7. All other speeds are 16mA.



## **PEEL Device and Array Test Loads**



Technology	R1	R2	RL	V <sub>L</sub>	CL
CMOS <sup>12</sup>	480kΩ	480kΩ	228kΩ	2.375V	33 pF
TTL -10/-15/-25	235Ω	159Ω	95Ω	2.02V	33 pF
TTL -5/-7	159Ω	118Ω	68Ω	2.129V	33 pF


# **Ordering Information**

Part Number	Speed	Temperature	Package
PEEL18CV8J-5	5 ns	Commercial	20-pin Plastic (J) Leaded Chip Carrier (PLCC)
PEEL18CV8P-7	7.5 ns	Commercial	20-pin Plastic 300 mil DIP
PEEL18CV8J-7	7.5 ns	Commercial	20-pin Plastic (J) Leaded Chip Carrier (PLCC)
PEEL18CV8S-7	7.5 ns	Commercial	20-pin SOIC
PEEL18CV8P-10	10 ns	Commercial	20 min Digetia 200 mil DID
PEEL18CV8PI-10	TO IIS	Industrial	20-pin Plastic 300 mil DIP
PEEL18CV8J-10	10 ns	Commercial	20-pin Plastic (J) Leaded Chip Carrier (PLCC)
PEEL18CV8JI-10	- TO IIS	Industrial	20-pin Plastic (3) Leaded Chip Carrier (PLCC)
PEEL18CV8S-10	10 ns	Commercial	20-pin SOIC
PEEL18CV8SI-10	- TO IIS	Industrial	- 20-pin SOIC
PEEL18CV8T-10	10 ns	Commercial	20 min TSSOR 170 mil
PEEL18CV8TI-10	TO IIS	Industrial	- 20-pin TSSOP 170 mil
PEEL18CV8P-15	15 ns	Commercial	20-pin Plastic 300 mil DIP
PEEL18CV8PI-15	15118	Industrial	20-piii Flastic 300 IIIII DIF
PEEL18CV8J-15	15 ns	Commercial	20-pin Plastic (J) Leaded Chip Carrier (PLCC)
PEEL18CV8JI-15	I o ns	Industrial	20-piii Flasiic (3) Leaded Chip Camer (FLCC)
PEEL18CV8S-15	15 ns	Commercial	20-pin SOIC
PEEL18CV8SI-15	15118	Industrial	- 20-pin 3010
PEEL18CV8T-15	15 ns	Commercial	20-pin TSSOP 170 mil
PEEL18CV8TI-15	Tolls	Industrial	- 20-piii 1330F 170 iiiii
PEEL18CV8P-25	25 ns	Commercial	20-pin Plastic 300 mil DIP
PEEL18CV8PI-25	_ 25 fis	Industrial	20-pin Plastic 300 mil DIP
PEEL18CV8J-25	25 ns	Commercial	20-pin Plastic (J) Leaded Chip Carrier (PLCC)
PEEL18CV8JI-25	_ 25 fts	Industrial	20-pin Plastic (3) Leaded Chip Carrier (PLCC)
PEEL18CV8S-25	25 ns	Commercial	20-pin SOIC
PEEL18CV8SI-25	25118	Industrial	- 20-piii 3010
PEEL18CV8T-25	25 ns	Commercial	20-pin TSSOP 170 mil
PEEL18CV8TI-25	25 118	Industrial	- 20-piii 1330F 170 fiiii


8




## **Part Number**




9 04-02-004H





20-Pin Plastic DIP (P20)



20-Pin PLCC (J20)

