256Mbit GDDR SDRAM

Revision 1.3

March 2005

Revision History

Revision 1.3(March 11, 2005)
• Typo corrected

Revision 1.2(February 23, 2005)
• Typo corrected

Revision 1.1 (December 29, 2004)
• Typo corrected

Revision 1.0 (November 11, 2004)
• Defined DC specification
• Changed AC spec format

Revision 0.0 (September 7, 2004) - *Target Spec*
• Defined target specification

2M x 32Bit x 4 Banks Graphic Double Data Rate Synchronous DRAM with Bi-directional Data Strobe and DLL

FEATURES

- 2.5V ± 5% power supply for device operation
- 2.5V ± 5% power supply for I/O interface
- SSTL_2 compatible inputs/outputs
- 4 banks operation
- MRS cycle with address key programs
  - -. Read latency 4, 5 and 6 (clock)
  - -. Burst length (2, 4 and 8)
  - -. Burst type (sequential & interleave)
- All inputs except data & DM are sampled at the positive going edge of the system clock
- Differential clock input
- No Wrtie-Interrupted by Read Function
- 4 DQS's (1DQS / Byte)
- Data I/O transactions on both edges of Data strobe
- DLL aligns DQ and DQS transitions with Clock transition
- Edge aligned data & data strobe output
- Center aligned data & data strobe input
- DM for write masking only
- Auto & Self refresh
- 32ms refresh period (4K cycle)
- 144-Ball FBGA
- Maximum clock frequency up to 350MHz
- Maximum data rate up to 700Mbps/pin

ORDERING INFORMATION

Part NO.	Max Freq.	Max Data Rate	Interface	Package
K4D553238F-GC2A	350MHz	700Mbps/pin	SSTL_2	144-Ball FBGA
K4D553238F-GC33	300MHz	600Mbps/pin		
K4D553238F-GC36	275MHz	550Mbps/pin		

* K4D553238F-VC is the Lead Free package part number.

GENERAL DESCRIPTION

FOR 2M x 32Bit x 4 Bank DDR SDRAM

The K4D553238F is 268,435,456 bits of hyper synchronous data rate Dynamic RAM organized as 4 x 2,097,152 words by 32 bits, fabricated with SAMSUNG's high performance CMOS technology. Synchronous features with Data Strobe allow extremely high performance up to 2.8GB/s/chip. I/O transactions are possible on both edges of the clock cycle. Range of operating frequencies, programmable burst length and programmable latencies allow the device to be useful for a variety of high performance memory system applications.

PIN CONFIGURATION (Top View)

	2	3	4	5	6	7	8	9	10	11	12	13
B	DQS0	DM0	VSSQ	DQ3	DQ2	DQ0	DQ31	DQ29	DQ28	VSSQ	DM3	DQS3
C	DQ4	VDDQ	NC	VDDQ	DQ1	VDDQ	VDDQ	DQ30	VDDQ	NC	VDDQ	DQ27
D	DQ6	DQ5	VSSQ	VSSQ	VSSQ	VDD	VDD	VSSQ	VSSQ	VSSQ	DQ26	DQ25
E	DQ7	VDDQ	VDD	VSS	VSSQ	VSS	VSS	VSSQ	VSS	VDD	VDDQ	DQ24
F	DQ17	DQ16	VDDQ	VSSQ	VSS Thermal	VSS Thermal	VSS Thermal	VSS Thermal	VSSQ	VDDQ	DQ15	DQ14
G	DQ19	DQ18	VDDQ	VSSQ	VSS Thermal	VSS Thermal	VSS Thermal	VSS Thermal	VSSQ	VDDQ	DQ13	DQ12
H	DQS2	DM2	NC	VSSQ	VSS Thermal	VSS Thermal	VSS Thermal	VSS Thermal	VSSQ	NC	DM1	DQS1
J	DQ21	DQ20	VDDQ	VSSQ	VSS Thermal	VSS Thermal	VSS Thermal	VSS Thermal	VSSQ	VDDQ	DQ11	DQ10
K	DQ22	DQ23	VDDQ	VSSQ	VSS	VSS	VSS	VSS	VSSQ	VDDQ	DQ9	DQ8
L	$\overline{CAS}$	$\overline{WE}$	VDD	VSS	A10	VDD	VDD	RFU1	VSS	VDD	NC	NC
M	$\overline{RAS}$	NC	NC	BA1	A2	A11	A9	A5	RFU2	CK	$\overline{CK}$	MCL
N	$\overline{CS}$	NC	BA0	A0	A1	A3	A4	A6	A7	A8/AP	CKE	VREF

NOTE:
1. RFU1 is reserved for A12
2. RFU2 is reserved for BA2
3. VSS Thermal balls are optional

PIN DESCRIPTION

CK,$\overline{CK}$	Differential Clock Input	BA_0, BA_1	Bank Select Address
CKE	Clock Enable	A_0 ~A_{11}	Address Input
$\overline{CS}$	Chip Select	DQ_0 ~ DQ_{31}	Data Input/Output
$\overline{RAS}$	Row Address Strobe	V_{DD}	Power
$\overline{CAS}$	Column Address Strobe	V_{SS}	Ground
WE	Write Enable	V_{DDQ}	Power for DQ's
DQS	Data Strobe	V_{SSQ}	Ground for DQ's
DM	Data Mask	NC	No Connection
RFU	Reserved for Future Use	MCL	Must Connect Low

INPUT/OUTPUT FUNCTIONAL DESCRIPTION

Symbol	Type	Function
CK, $\overline{CK}$*1	Input	The differential system clock Input. All of the inputs are sampled on the rising edge of the clock except DQ's and DM's that are sampled on both edges of the DQS.
CKE	Input	Activates the CK signal when high and deactivates the $\overline{CK}$ signal when low. By deactivating the clock, CKE low indicates the Power down mode or Self refresh mode.
$\overline{CS}$	Input	$\overline{CS}$ enables the command decoder when low and disabled the command decoder when high. When the command decoder is disabled, new commands are ignored but previous operations continue.
$\overline{RAS}$	Input	Latches row addresses on the positive going edge of the CK with $\overline{RAS}$ low. Enables row access & precharge.
$\overline{CAS}$	Input	Latches column addresses on the positive going edge of the CK with $\overline{CAS}$ low. Enables column access.
$\overline{WE}$	Input	Enables write operation and row precharge. Latches data in starting from $\overline{CAS}$, $\overline{WE}$ active.
DQS_0 ~ DQS_3	Input/Output	Data input and output are synchronized with both edge of DQS. DQS_0 for DQ_0 ~ DQ_7, DQS_1 for DQ_8 ~ DQ_{15}, DQS_2 for DQ_{16} ~ DQ_{23}, DQS_3 for DQ_{24} ~ DQ_{31}.
DM_0 ~ DM_3	Input	Data In mask. Data In is masked by DM Latency=0 when DM is high in burst write. DM_0 for DQ_0 ~ DQ_7, DM_1 for DQ_8 ~ DQ_{15}, DM_2 for DQ_{16} ~ DQ_{23}, DM_3 for DQ_{24} ~ DQ_{31}.
DQ_0 ~ DQ_{31}	Input/Output	Data inputs/Outputs are multiplexed on the same pins.
BA_0, BA_1	Input	Selects which bank is to be active.
A_0 ~ A_{11}	Input	Row/Column addresses are multiplexed on the same pins. Row addresses : RA_0 ~ RA_{11}, Column addresses : CA_0 ~ CA_7, CA_9 Column address CA_8 is used for auto precharge.
V_{DD}/V_{SS}	Power Supply	Power and ground for the input buffers and core logic.
V_{DDQ}/V_{SSQ}	Power Supply	Isolated power supply and ground for the output buffers to provide improved noise immunity.
V_{REF}	Power Supply	Reference voltage for inputs, used for SSTL interface.
NC/RFU	No connection/ Reserved for future use	This pin is recommended to be left "No connection" on the device
MCL	Must Connect Low	Must connect low

*1 : The timing reference point for the differential clocking is the cross point of CK and $\overline{CK}$.
For any applications using the single ended clocking, apply V_{REF} to $\overline{CK}$ pin.

BLOCK DIAGRAM (1Mbit x 32I/O x 4 Bank)



FUNCTIONAL DESCRIPTION

• Power-Up Sequence

DDR SDRAMs must be powered up and initialized in a predefined manner to prevent undefined operations.

1. Apply power and keep CKE at low state (All other inputs may be undefined)
   - Apply VDD before VDDQ .
   - Apply VDDQ before VREF & VTT
2. Start clock and maintain stable condition for minimum 200us.
3. The minimum of 200us after stable power and clock(CK,$\overline{CK}$), apply NOP and take CKE to be high .
4. Issue precharge command for all banks of the device.
5. Issue a EMRS command to enable DLL
   (Minimum 20 clock cycles are recommended prior to MRS command, however not mandatory just in case tMRD met)

*1 6. Issue a MRS command to reset DLL. The additional 200 clock cycles are required to lock the DLL.

*1,2 7. Issue precharge command for all banks of the device.

8. Issue at least 2 or more auto-refresh commands.
9. Issue a mode register set command with A8 to low to initialize the mode register.

*1 The additional 200cycles of clock input is required to lock the DLL after enabling DLL.

*2 Sequence of 6&7 is regardless of the order

Power up & Initialization Sequence



*** When the operating frequency is changed, DLL reset should be required again.**
After DLL reset again, the minimum 200 cycles of clock input is needed to lock the DLL.

MODE REGISTER SET(MRS)

The mode register stores the data for controlling the various operating modes of DDR SDRAM. It programs CAS latency, addressing mode, burst length, test mode, DLL reset and various vendor specific options to make DDR SDRAM useful for variety of different applications. The default value of the mode register is not defined, therefore the mode register must be written after EMRS setting for proper operation. The mode register is written by asserting low on $\overline{CS}$, $\overline{RAS}$, $\overline{CAS}$ and $\overline{WE}$(The DDR SDRAM should be in active mode with CKE already high prior to writing into the mode register). The state of address pins A_0 ~ A_{11} and BA_0, BA_1 in the same cycle as $\overline{CS}$, $\overline{RAS}$, $\overline{CAS}$ and $\overline{WE}$ going low is written in the mode register. Minimum two clock cycles are requested to complete the write operation in the mode register. The mode register contents can be changed using the same command and clock cycle requirements during operation as long as all banks are in the idle state. The mode register is divided into various fields depending on functionality. The burst length uses A_0 ~ A_2, addressing mode uses A_3, CAS latency(read latency from column address) uses A_4 ~ A_6. A_7 is used for test mode. A_8 is used for DLL reset. A_7,A_8, BA_0 and BA_1 must be set to low for normal MRS operation. Refer to the table for specific codes for various burst length, addressing modes and CAS latencies.



DLL

A_8	DLL Reset
0	No
1	Yes

Test Mode

A_7	mode
0	Normal
1	Test

Burst Type

A_3	Type
0	Sequential
1	Interleave

BA_0	A_n ~ A_0
0	MRS
1	EMRS

* RFU(Reserved for future use) should stay "0" during MRS cycle.

CAS Latency

A_6	A_5	A_4	Latency
0	0	0	Reserved
0	0	1	Reserved
0	1	0	Reserved
0	1	1	3
1	0	0	4
1	0	1	Reserved
1	1	0	Reserved
1	1	1	Reserved

Burst Length

A_2	A_1	A_0	Burst Type	
			Sequential	Interleave
0	0	0	Reserved	Reserved
0	0	1	2	2
0	1	0	4	4
0	1	1	8	8
1	0	0	Reserved	Reserved
1	0	1	Reserved	Reserved
1	1	0	Reserved	Reserved
1	1	1	Reserved	Reserved

MRS Cycle



*1 : MRS can be issued only at all banks precharge state.
*2 : Minimum t_{RP} is required to issue MRS command.

EXTENDED MODE REGISTER SET(EMRS)

The extended mode register stores the data for enabling or disabling DLL and selecting output driver strength. The default value of the extended mode register is not defined, therefore the extened mode register must be written after power up for enabling or disabling DLL. The extended mode register is written by asserting low on $\overline{CS}$, $\overline{RAS}$, $\overline{CAS}$, $\overline{WE}$ and high on BA0(The DDR SDRAM should be in all bank precharge with CKE already high prior to writing into the extended mode register). The state of address pins A0, A2 ~ A5, A7 ~ A11 and BA1 in the same cycle as $\overline{CS}$, $\overline{RAS}$, $\overline{CAS}$ and $\overline{WE}$ going low are written in the extended mode register. A1 and A6 are used for setting driver strength to normal, weak or matched impedance. Two clock cycles are required to complete the write operation in the extended mode register. The mode register contents can be changed using the same command and clock cycle requirements during operation as long as all banks are in the idle state. A0 is used for DLL enable or disable. "High" on BA0 is used for EMRS. All the other address pins except A0,A1,A6 and BA0 must be set to low for proper EMRS operation. Refer to the table for specific codes.



BA_0	A_n ~ A_0
0	MRS
1	EMRS

A_6	A_1	Output Driver Impedence Control	
0	0	N/A	Do not use
0	1	Weak	60%
1	0	N/A	Do not use
1	1	Full	100%

A_0	DLL Enable
0	Enable
1	Disable

*1 : RFU(Reserved for future use) should stay "0" during EMRS cycle.

Figure 7. Extended Mode Register set

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on any pin relative to Vss	V_{IN}, V_{OUT}	-0.5 ~ 3.6	V
Voltage on V_{DD} supply relative to Vss	V_{DD}	-1.0 ~ 3.6	V
Voltage on V_{DD} supply relative to Vss	V_{DDQ}	-0.5 ~ 3.6	V
Storage temperature	T_{STG}	-55 ~ +150	°C
Power dissipation	P_D	3.3	W
Short circuit current	I_{OS}	50	mA

Note : Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded.
Functional operation should be restricted to recommended operating condition.
Exposure to higher than recommended voltage for extended periods of time could affect device reliability.

POWER & DC OPERATING CONDITIONS(SSTL_2 In/Out)

Recommended operating conditions(Voltage referenced to V_{SS}=0V, T_A=0 to 65°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Device Supply voltage	V_{DD}	2.375	2.5	2.625	V	1
Output Supply voltage	V_{DDQ}	2.375	2.5	2.625	V	1
Reference voltage	V_{REF}	0.49*V_{DDQ}	-	0.51*V_{DDQ}	V	2
Termination voltage	Vtt	V_{REF}-0.04	V_{REF}	V_{REF}+0.04	V	3
Input logic high voltage	$V_{IH(DC)}$	V_{REF}+0.15	-	V_{DDQ}+0.30	V	4
Input logic low voltage	$V_{IL(DC)}$	-0.30	-	V_{REF}-0.15	V	5
Output logic high voltage	V_{OH}	Vtt+0.76	-	-	V	I_{OH}=-15.2mA, 7
Output logic low voltage	V_{OL}	-	-	Vtt-0.76	V	I_{OL}=+15.2mA, 7
Input leakage current	I_{IL}	-5	-	5	uA	6
Output leakage current	I_{OL}	-5	-	5	uA	6

Note :
1. Under all conditions VDDQ must be less than or equal to VDD.
2. VREF is expected to equal 0.50*VDDQ of the transmitting device and to track variations in the DC level of the same. Peak to peak noise on the VREF may not exceed + 2% of the DC value.
3. Vtt of the transmitting device must track VREF of the receiving device.
4. VIH(max.)= VDDQ +1.5V for a pulse width and it can not be greater than 1/3 of the cycle rate.
5. VIL(mim.)= -1.5V for a pulse width and it can not be greater than 1/3 of the cycle rate.
6. For any pin under test input of 0V ≤ VIN ≤ VDD is acceptable. For all other pins that are not under test VIN=0V.
7. Output logic high voltage and low voltage is depend on output channel condition.

DC CHARACTERISTICS

Recommended operating conditions Unless Otherwise Noted, T_A=0 to 65°C)

Parameter	Symbol	Test Condition	Version			Unit	Note
			-2A	-33	-36		
Operating Current (One Bank Active)	I_{CC1}	Burst Lenth=2 $t_{RC} \geq t_{RC}$(min) I_{OL}=0mA, t_{CC}= t_{CC}(min)	340	310	290	mA	
Precharge Standby Current in Power-down mode	I_{CC2P}	CKE ≤ V_{IL}(max), t_{CC}= t_{CC}(min)	15	15	15	mA	
Precharge Standby Current in Non Power-down mode	I_{CC2N}	CKE ≥ V_{IH}(min), CS ≥ V_{IH}(min), t_{CC}= t_{CC}(min)	75	70	65	mA	
Active Standby Current power-down mode	I_{CC3P}	CKE ≤ V_{IL}(max), t_{CC}= t_{CC}(min)	70	65	60	mA	
Active Standby Current in Non Power-down mode	I_{CC3N}	CKE ≥ VIH(min), CS ≥ VIH(min), t_{CC}= t_{CC}(min)	240	220	210	mA	
Operating Current (Burst Mode)	I_{CC4}	I_{OL}=0mA ,t_{CC}= t_{CC}(min), Page Burst, All Banks activated.	400	370	360	mA	
Refresh Current	I_{CC5}	$t_{RC} \geq t_{RFC}$(min)	380	340	320	mA	1
Self Refresh Current	I_{CC6}	CKE ≤ 0.2V	10	10	10	mA	
Operating Current (4Bank interleaving)	I_{CC7}	Burst Length=4 $t_{RC} \geq t_{RC}$(min) I_{OL}=0mA, t_{CC}= t_{CC}(min)	620	560	530	mA	

Note : 1. Measured with outputs open.
2. Refresh period is 32ms.

AC INPUT OPERATING CONDITIONS

Recommended operating conditions(Voltage referenced to V_{SS}=0V, T_A=0 to 65°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Input High (Logic 1) Voltage ;DQ	V_{IH}	V_{REF}+0.35	-	-	V	
Input Low (Logic 0) Voltage; DQ	V_{IL}	-	-	V_{REF}-0.35	V	
Clock Input Differential Voltage; CK and $\overline{CK}$	V_{ID}	0.7	-	V_{DDQ}+0.6	V	1
Clock Input Crossing Point Voltage; CK and $\overline{CK}$	V_{IX}	0.5*V_{DDQ}-0.2	-	0.5*V_{DDQ}+0.2	V	2

Note : 1. V_{ID} is the magnitude of the difference between the input level on CK and the input level on $\overline{CK}$
2. The value of V_{IX} is expected to equal 0.5*V_{DDQ} of the transmitting device and must track variations in the DC level of the same

AC OPERATING TEST CONDITIONS (T_A= 0 to 65°C)

Parameter	Value	Unit	Note
Input reference voltage for CK(for single ended)	0.50*V_{DDQ}	V	1
CK and $\overline{CK}$ signal maximum peak swing	1.5	V	
CK signal minimum slew rate	1.0	V/ns	
Input Levels(V_{IH}/V_{IL})	V_{REF}+0.4/V_{REF}-0.4	V	
Input timing measurement reference level	V_{REF}	V	
Output timing measurement reference level	V_{tt}	V	
Output load condition	See Fig.1		

Note 1 : In case of differential clocks(CK and $\overline{CK}$), input reference voltage for clock is a CK and $\overline{CK}$'s crossing point.



(Fig. 1) Output Load Circuit

CAPACITANCE (T_A= 25°C, f=1MHz)

Parameter	Symbol	Min	Max	Unit
Input capacitance(CK, $\overline{CK}$)	C_{IN1}	1.0	5.0	pF
Input capacitance(A_0~A_{11}, BA_0~BA_1)	C_{IN2}	1.0	4.0	pF
Input capacitance (CKE, $\overline{CS}$, $\overline{RAS}$,$\overline{CAS}$, $\overline{WE}$)	C_{IN3}	1.0	4.0	pF
Data & DQS input/output capacitance(DQ_0~DQ_{31})	C_{OUT}	1.0	6.5	pF
Input capacitance(DM0 ~ DM3)	C_{IN4}	1.0	6.5	pF

DECOUPLING CAPACITANCE GUIDE LINE

Recommended decoupling capacitance added to power line at board.

Parameter	Symbol	Value	Unit
Decoupling Capacitance between V_{DD} and V_{SS}	C_{DC1}	0.1 + 0.01	uF
Decoupling Capacitance between V_{DDQ} and V_{SSQ}	C_{DC2}	0.1 + 0.01	uF

Note : 1. V_{DD} and V_{DDQ} pins are separated each other.
All V_{DD} pins are connected in chip. All V_{DDQ} pins are connected in chip.
2. V_{SS} and V_{SSQ} pins are separated each other
All V_{SS} pins are connected in chip. All V_{SSQ} pins are connected in chip.

AC CHARACTERISTICS

Parameter		Symbol	-2A		-33		-36		Unit	Note
			Min	Max	Min	Max	Min	Max		
CK cycle time	CL=3	tCK	-	4	-	10	-	10	ns	
	CL=4		2.86		3.3		3.6		ns	
CK high level width		tCH	0.45	0.55	0.45	0.55	0.45	0.55	tCK	
CK low level width		tCL	0.45	0.55	0.45	0.55	0.45	0.55	tCK	
DQS out access time from CK		tDQSCK	-0.55	0.55	-0.55	0.55	-0.6	0.6	ns	
Output access time from CK		tAC	-0.55	0.55	-0.55	0.55	-0.6	0.6	ns	
Data strobe edge to Dout edge		tDQSQ	-	0.35	-	0.35	-	0.40	ns	1
Read preamble		tRPRE	0.9	1.1	0.9	1.1	0.9	1.1	tCK	
Read postamble		tRPST	0.4	0.6	0.4	0.6	0.4	0.6	tCK	
CK to valid DQS-in		tDQSS	0.85	1.15	0.85	1.15	0.85	1.15	tCK	
DQS-In setup time		tWPRES	0	-	0	-	0	-	ns	
DQS-in hold time		tWPREH	0.35	-	0.35	-	0.35	-	tCK	
DQS write postamble		tWPST	0.4	0.6	0.4	0.6	0.4	0.6	tCK	
DQS-In high level width		tDQSH	0.45	0.55	0.45	0.55	0.45	0.55	tCK	
DQS-In low level width		tDQSL	0.45	0.55	0.45	0.55	0.45	0.55	tCK	
Address and Control input setup		tIS	0.8	-	0.8	-	0.9	-	ns	
Address and Control input hold		tIH	0.8	-	0.8	-	0.9	-	ns	
DQ and DM setup time to DQS		tDS	0.35	-	0.35	-	0.40	-	ns	
DQ and DM hold time to DQS		tDH	0.35	-	0.35	-	0.40	-	ns	
Clock half period		tHP	tCLmin or tCHmin	-	tCLmin or tCHmin	-	tCLmin or tCHmin	-	ns	1
Data Hold skew factor		tQHS	-	0.4	-	0.4	-	0.45	ns	
Data output hold time from DQS		tQH	tHP-tQHS	-	tHP-tQHS	-	tHP-tQHS	-	ns	1
Jitter over 1~6 clock cycle error		tJ*1	-	75	-	85	-	95	ps	
Cycle to cyde duty cycle error		tDCERR	-	75	-	85	-	95	ps	
Rise and fall times of CK		tR, tF	-	600	-	700	-	700	ps	

***1.** The cycle to cycle jitter over 1~6 cycle short term jitter.

Simplified Timing @ BL=2, CL=4



Note 1 :

- The JEDEC DDR specification currently defines the output data valid window(tDV) as the time period when the data strobe and all data associated with that data strobe are coincidentally valid.
- The previously used definition of tDV(=0.35tCK) artificially penalizes system timing budgets by assuming the worst case output vaild window even then the clock duty cycle applied to the device is better than 45/55%
- A new AC timing term, tQH which stands for data output hold time from DQS is difined to account for clock duty cycle variation and replaces tDV
- tQHmin = tHP-X where
  . tHP=Minimum half clock period for any given cycle and is defined by clock high or clock low time(tCH,tCL)
  . X=A frequency dependent timing allowance account for tDQSQmax

tQH Timing (CL4, BL2)



Power Down Timing



AC CHARACTERISTICS (I)

Parameter	Symbol	-2A		-33		-36		Unit	Note
		Min	Max	Min	Max	Min	Max		
Row cycle time	tRC	42.9	-	42.9	-	46.8	-	ns	2,5
Refresh row cycle time	tRFC	48.6	-	49.5	-	54	-	ns	5
Row active time	tRAS	28.6	100K	29.7	100K	32.4	100K	ns	5
RAS to CAS delay for Read	tRCDRD	13.2	-	13.2	-	14.4	-	ns	5
RAS to CAS delay for Write	tRCDWR	6.6	-	6.6	-	7.2	-	ns	4
Row precharge time	tRP	13.2	-	13.2	-	14.4	-	ns	5
Row active to Row active	tRRD	9.9	-	9.9	-	10.8	-	ns	5
Last data in to Row precharge	tWR	14.3	-	16.5	-	18	-	ns	5
Last data in to Row precharge @Auto Precharge	tWR_A	5	-	5	-	5	-	tCK	3
Auto precharge write recovery + Precharge	tDAL	10	-	9	-	9	-	tCK	3,5
Last data in to Read command	tCDLR	2	-	2	-	2	-	tCK	1
Col. address to Col. address	tCCD	1	-	1	-	1	-	tCK	
Mode register set cycle time	tMRD	2	-	2	-	2	-	tCK	
Exit self refresh to read command	tXSR	200	-	200	-	200	-	tCK	
Power down exit time	tPDEX	3tCK+ tIS	-	3tCK+ tIS	-	3tCK+ tIS	-	ns	
Refresh interval time	tREF	7.8	-	7.8	-	7.8	-	us	

Note : 1. For normal write operation, even numbers of Din are to be written inside DRAM
2. The number of clock of tRP is restricted by the number of clock of tRAS and tRP
3. The number of clock of tWR_A is fixed. It can't be changed by tCK
4. tRCDWR is equal to tRCDRD-2tCK and the number of clock can not be lower than 2tCK.
5. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time and then rounding off to the next higher integer unconditionally.

AC CHARACTERISTICS (II)

K4D553238F-GC2A

Frequency	Cas Latency	tRC	tRFC	tRAS	tRCDRD	tRCDWR	tRP	tRRD	tDAL	Unit
350MHz (2.86ns)	4	15	17	10	5	3	5	4	10	tCK
300MHz (3.3ns)	4	13	15	9	4	2	4	3	9	tCK
275MHz (3.6ns)	4	13	15	9	4	2	4	3	9	tCK

K4D553238F-GC33

Frequency	Cas Latency	tRC	tRFC	tRAS	tRCDRD	tRCDWR	tRP	tRRD	tDAL	Unit
300MHz (3.3ns)	4	13	15	9	4	2	4	3	9	tCK
275MHz (3.6ns)	4	13	15	9	4	2	4	3	9	tCK

K4D553238F-GC36

Frequency	Cas Latency	tRC	tRFC	tRAS	tRCDRD	tRCDWR	tRP	tRRD	tDAL	Unit
275MHz (3.6ns)	4	13	15	9	4	2	4	3	9	tCK

Simplified Timing(2) @ BL=4



PACKAGE DIMENSIONS (144-Ball FBGA)



<Top View>



<Bottom View>

Unit : mm