## **DATA SHEET**



# MOS INTEGRATED CIRCUIT

# $\mu$ PD4564441, 4564841, 4564163

# 64M-bit Synchronous DRAM 4-bank, LVTTL

#### **Description**

The  $\mu$ PD4564441, 4564841, 4564163 are high-speed 67,108,864-bit synchronous dynamic random-access memories, organized as 4,194,304 × 4 × 4, 2,097,152 × 8 × 4, 1,048,576 × 16 × 4 (word × bit × bank), respectively.

The synchronous DRAMs achieved high-speed data transfer using the pipeline architecture.

All inputs and outputs are synchronized with the positive edge of the clock.

The synchronous DRAMs are compatible with Low Voltage TTL (LVTTL).

These products are packaged in 54-pin TSOP (II).

#### **Features**

- Fully Synchronous Dynamic RAM, with all signals referenced to a positive clock edge
- Pulsed interface
- Possible to assert random column address in every cycle
- Quad internal banks controlled by A12 and A13 (Bank Select)
- Byte control (×16) by LDQM and UDQM
- Programmable Wrap sequence (Sequential / Interleave)
- Programmable burst length (1, 2, 4, 8 and full page)
- Programmable /CAS latency (2 and 3)
- Automatic precharge and controlled precharge
- CBR (auto) refresh and self refresh
- ×4, ×8, ×16 organization
- Single 3.3 V ± 0.3 V power supply
- LVTTL compatible inputs and outputs
- 4,096 refresh cycles / 64 ms
- Burst termination by Burst stop command and Precharge command

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.

Not all devices/types available in every country. Please check with local Elpida Memory, Inc. for availability and additional information.


# **Ordering Information**

Part number	Organization (word $ imes$ bit $ imes$ bank)	Clock frequency MHz (MAX.)	Package
μPD4564441G5-A80-9JF	$4M \times 4 \times 4$	125	54-pin Plastic TSOP (II)
μPD4564441G5-A10-9JF		100	(10.16mm (400))
μPD4564441G5-A10B-9JF		100	
μPD4564841G5-A80-9JF	$2M\times8\times4$	125	
μPD4564841G5-A10-9JF		100	
μPD4564841G5-A10B-9JF		100	
μPD4564163G5-A80-9JF	$1M\times16\times4$	125	
μPD4564163G5-A10-9JF		100	
μPD4564163G5-A10B-9JF		100	

2

**Part Number** 


# [x4, x8]



#### **Pin Configurations**

/xxx indicates active low signal.

# $[\mu \text{PD4564441}]$ 54-pin Plastic TSOP (II) (10.16mm (400)) 4M words $\times$ 4 bits $\times$ 4 banks



A0 to A13 Note: Address inputs

DQ0 to DQ3 : Data inputs / outputs

CLK : Clock input
CKE : Clock enable
/CS : Chip select

/RAS : Row address strobe
/CAS : Column address strobe

/WE : Write enable
DQM : DQ mask enable
Vcc : Supply voltage

Vss : Ground

VccQ: Supply voltage for DQNoteA0 to A11 : Row address inputsVssQ: Ground for DQA0 to A9 : Column address inputs

NC : No connection A12, A13 : Bank select

# $\label{eq:multiple} [\mu \text{PD4564841}]$ 54-pin Plastic TSOP (II) (10.16mm (400)) 2M words $\times$ 8 bits $\times$ 4 banks

ĺ		, ,		1
		$\bigcirc$		
Vcc O	1		54	──── Vss
DQ0 ○ <del>&lt; →</del>	2		53	<b></b> ○ DQ7
VccQ ○	3		52	——○ VssQ
NC O	4		51	——○NC
DQ1 ○ <del>&lt; →</del>	5		50	<b></b> ○ DQ6
VssQ O	6		49	——○ VccQ
NC O	7		48	——○ NC
DQ2 ○ <del>&lt; →</del>	8		47	<b>← →</b> ○ DQ5
VccQ ○	9		46	——○ VssQ
NC O	10		45	——○ NC
DQ3 ○ <del>&lt; →</del>	11		44	<b>← →</b> ○ DQ4
VssQ O	12		43	——○ VccQ
NC O	13		42	——○ NC
Vcc O	14		41	─── Vss
NC O-	15		40	——○ NC
/WE ○ <del></del>	16		39	<b>←</b>
/CAS ○	17		38	<○CLK
/RAS ○── <del></del>	18		37	<○ CKE
/cs ○ <del></del>	19		36	——○ NC
A13 ○ →	20		35	<b>←</b> —○A11
A12 ○	21		34	<b>~</b> —○A9
A10 ○ →	22		33	<b>-</b> ○A8
A0 ○	23		32	<b>←</b> ——○A7
A1 ○	24		31	<b>-</b> —○A6
A2 ○	25		30	<b>-</b> —○A5
A3 ○ →	26		29	<b>←</b> —○A4
Vcc	27		28	

A0 to A13 Note: Address inputs

DQ0 to DQ7 : Data inputs / outputs

CLK : Clock input
CKE : Clock enable
/CS : Chip select

/RAS : Row address strobe
/CAS : Column address strobe

/WE : Write enable
DQM : DQ mask enable
Vcc : Supply voltage

Vss : Ground

VccQ: Supply voltage for DQNoteA0 to A11 : Row address inputsVssQ: Ground for DQA0 to A8 : Column address inputs

NC : No connection A12, A13 : Bank select

# $\label{eq:multiple} [\mu \text{PD4564163}]$ 54-pin Plastic TSOP (II) (10.16mm (400)) 1M words $\times$ 16 bits $\times$ 4 banks

1		, ,		1
		$\bigcirc$		
Vcc O	1		54	─── Vss
DQ0 ○ <del>&lt; →</del>	2		53	< → O DQ15
VccQ ○	3		52	○ VssQ
DQ1 ○ <del>&lt; →</del>	4		51	<b>← →</b> ○ DQ14
DQ2 ○ <del>&lt; →</del>	5		50	<b>← →</b> ○ DQ13
VssQ ○	6		49	——○ VccQ
DQ3 ○ <del>&lt; →</del>	7		48	<b>← →</b> ○ DQ12
DQ4 ○ <del>&lt;</del>	8		47	<b>← →</b> ○ DQ11
VccQ ○	9		46	O VssQ
DQ5 ○ <del>&lt; →</del>	10		45	<b>← →</b> ○ DQ10
DQ6 ○ <del>&lt; →</del>	11		44	<b>←→</b> ○ DQ9
VssQ ○	12		43	——○ VccQ
DQ7 ○ <del>&lt; →</del>	13		42	<b></b> ○ DQ8
Vcc O	14		41	O Vss
LDQM ○── <del></del>	15		40	——○ NC
/WE ○	16		39	<b>←</b>
/CAS ○── <del></del>	17		38	<b>←</b> —○ CLK
/RAS ○── <del></del>	18		37	<○ CKE
/CS ○── <del></del>	19		36	——○ NC
A13 ○	20		35	<b>←</b> —○ A11
A12 ○	21		34	<b>-</b> ○A9
A10 ○	22		33	<b>-</b> ○A8
A0 ○	23		32	<b>←</b> —○A7
A1 ○	24		31	<b>-</b> ○A6
A2 ○	25		30	<b>←</b> —○A5
A3 O	26		29	<b>←</b> —○A4
Vcc	27		28	OVss
-				

A0 to A13 Note: Address inputs
DQ0 to DQ15: Data inputs / outputs

CLK : Clock input
CKE : Clock enable
/CS : Chip select

/RAS : Row address strobe
/CAS : Column address strobe

/WE : Write enable


LDQM : Lower DQ mask enable
UDQM : Upper DQ mask enable

Vcc : Supply voltage

Vss : Ground

NC : No connection A12, A13 : Bank select

## **Block Diagram**



# **CONTENTS**

1.	Input	/ Output Pin Function	10
2.	Comi	nands	11
3.	Simp	lified State Diagram	14
4.	Truth	Table	15
	4.1	Command Truth Table	15
	4.2	OQM Truth Table	15
	4.3	CKE Truth Table	15
	4.4	Operative Command Table	16
	4.5	Command Truth Table for CKE	19
5.	Initia	lization	20
6.	Prog	ramming the Mode Register	21
7.	Mode	Register	22
	7.1 E	Burst Length and Sequence	23
8.	Addr	ess Bits of Bank-Select and Precharge	24
9.	Prech	narge	25
10.	Auto	Precharge	26
	10.1	Read with Auto Precharge	26
	10.2	Write with Auto Precharge	27
11.	Read	/ Write Command Interval	28
	11.1	Read to Read Command Interval	28
	11.2	Write to Write Command Interval	28
	11.3	Write to Read Command Interval	29
	11.4	Read to Write Command Interval	30
12.	Burst	Termination	31
	12.1	Burst Stop Command	
	12.2	Precharge Termination	32
		12.2.1 Precharge Termination in READ Cycle	32
		12.2.2 Procharge Termination in WPITE Cycle	22

13.	Elect	rical Specifications	34
	13.1	AC Parameters for Read Timing	. 39
	13.2	AC Parameters for Write Timing	. 41
	13.3	Relationship between Frequency and Latency	. 42
	13.4	Mode Register Set	. 43
	13.5	Power on Sequence and CBR (auto) Refresh	. 44
	13.6	/CS Function	. 45
	13.7	Clock Suspension during Burst Read (using CKE Function)	. 46
	13.8	Clock Suspension during Burst Write (using CKE Function)	. 48
	13.9	Power Down Mode and Clock Mask	. 50
	13.10	CBR (auto) Refresh	. 51
	13.11	Self Refresh (Entry and Exit)	. 52
	13.12	Random Column Read (Page with Same Bank)	. 53
	13.13	Random Column Write (Page with Same Bank)	. 55
	13.14	Random Row Read (Ping-Pong Banks)	. 57
	13.15	Random Row Write (Ping-Pong Banks)	. 59
	13.16	Read and Write	. 61
	13.17	Interleaved Column Read Cycle	. 63
	13.18	Interleaved Column Write Cycle	. 65
	13.19	Auto Precharge after Read Burst	. 67
	13.20	Auto Precharge after Write Burst	. 69
	13.21	Full Page Read Cycle	. 71
	13.22	Full Page Write Cycle	. 73
	13.23	Byte Write Operation	. 75
	13.24	Burst Read and Single Write (Option)	. 76
	13.25	Full Page Random Column Read	. 77
	13.26	Full Page Random Column Write	. 78
	13.27	PRE (Precharge) Termination of Burst	. 79
14.	Pack	age Drawing	81
15.	Reco	mmended Soldering Conditions	82
16	Rovis	ion History	23

# 1. Input / Output Pin Function

Pin name	Input / Output	Function
CLK	Input	CLK is the master clock input. Other inputs signals are referenced to the CLK rising edge.
CKE	Input	CKE determine validity of the next CLK (clock). If CKE is high, the next CLK rising edge is valid; otherwise it is invalid. If the CLK rising edge is invalid, the internal clock is not issued and the $\mu$ PD4564xxx suspends operation. When the $\mu$ PD4564xxx is not in burst mode and CKE is negated, the device enters power down mode. During power down mode, CKE must remain low.
/CS	Input	/CS low starts the command input cycle. When /CS is high, commands are ignored but operations continue.
/RAS, /CAS, /WE	Input	/RAS, /CAS and /WE have the same symbols on conventional DRAM but different functions. For details, refer to the command table.
A0 - A13	Input	Row Address is determined by A0 - A13 at the CLK (clock) rising edge in the active command cycle. It does not depend on the bit organization.  Column Address is determined by A0 - A9 at the CLK rising edge in the read or write command cycle. It depends on the bit organization: A0 - A9 for ×4 device, A0 - A8 for ×8 device, A0 - A7 for ×16 device.  A12 and A13 are the bank select signal (BS). In command cycle, A12 and A13 low select bank A, A12 low and A13 high select bank B, A12 high and A13 low select bank C and then A12 and A13 high select bank D.  A10 defines the precharge mode. When A10 is high in the precharge command cycle, all banks are precharged; when A10 is low, only the bank selected by A12 and A13 is precharged.  When A10 is high in read or write command cycle, the precharge starts automatically after the burst access.
DQM, UDQM, LDQM	Input	DQM controls I/O buffers. In ×16 products, UDQM and LDQM control upper byte and lower byte I/O buffers, respectively.  In read mode, DQM controls the output buffers like a conventional /OE pin.  DQM high and DQM low turn the output buffers off and on, respectively.  The DQM latency for the read is two clocks.  In write mode, DQM controls the word mask. Input data is written to the memory cell if DQM is low but not if DQM is high.  The DQM latency for the write is zero.
DQ0 - DQ15	Input / Output	DQ pins have the same function as I/O pins on a conventional DRAM.
Vcc, Vss, VccQ, VssQ	(Power supply)	Vcc and Vss are power supply pins for internal circuits. VccQ and VssQ are power supply pins for the output buffers.

#### 2. Commands


#### Mode register set command

(/CS, /RAS, /CAS, /WE = Low)

The  $\mu$ PD4564xxx has a mode register that defines how the device operates. In this command, A0 through A13 are the data input pins. After power on, the mode register set command must be executed to initialize the device.

The mode register can be set only when all banks are in idle state. During 2 CLK (trsc) following this command, the  $\mu$ PD4564xxx cannot accept any other commands.

Fig.1 Mode register set command



#### **Activate command**


(/CS, /RAS = Low, /CAS, /WE = High)

The  $\mu$ PD4564xxx has four banks, each with 4,096 rows.

This command activates the bank selected by A12 and A13 (BS) and a row address selected by A0 through A11.

This command corresponds to a conventional DRAM's /RAS falling.

Fig.2 Row address strobe and bank activate command



# Precharge command


(/CS, /RAS, /WE = Low, /CAS = High)

This command begins precharge operation of the bank selected by A12 and A13 (BS). When A10 is High, all banks are precharged, regardless of A12 and A13. When A10 is Low, only the bank selected by A12 and A13 is precharged.

After this command, the  $\mu$ PD4564xxx can't accept the activate command to the precharging bank during tRP (precharge to activate command period).

This command corresponds to a conventional DRAM's /RAS rising.


Fig.3 Precharge command



#### Write command

If the mode register is in the burst write mode, this command sets the burst start address given by the column address to begin the burst write operation. The first write data in burst mode can input with this command with subsequent data on following clocks.

Fig.4 Column address and write command




#### Read command

(/CS, /CAS = Low, /RAS, /WE = High)

Read data is available after /CAS latency requirements have been met. This command sets the burst start address given by the column address.

Fig.5 Column address and read command



# CBR (auto) refresh command

(/CS, /RAS, /CAS = Low, /WE, CKE = High)


This command is a request to begin the CBR (auto) refresh operation. The refresh address is generated internally.

Before executing CBR (auto) refresh, all banks must be precharged.

After this cycle, all banks will be in the idle (precharged) state and ready for a row activate command.

During tRC period (from refresh command to refresh or activate command), the  $\mu$ PD4564xxx cannot accept any other command.

Fig.6 CBR (auto) refresh command




#### Self refresh entry command

After the command execution, self refresh operation continues while CKE remains low. When CKE goes high, the  $\mu$ PD4564xxx exits the self refresh mode.

During self refresh mode, refresh interval and refresh operation are performed internally, so there is no need for external control.

Before executing self refresh, all banks must be precharged.


Fig.7 Self refresh entry command



#### **Burst stop command**

This command can stop the current burst operation.


Fig.8 Burst stop command in Full Page Mode




No operation

This command is not an execution command. No operations begin or terminate by this command.

Fig.9 No operation



# 3. Simplified State Diagram



# 4. Truth Table

#### 4.1 Command Truth Table

Function	Symbol	CI	CKE		/RAS	/CAS	/WE	A12,	A10	A11,
		n – 1	n					A13		A9 - A0
Device deselect	DESL	Н	×	Н	×	×	×	×	×	×
No operation	NOP	Н	×	L	Н	Н	Н	×	×	×
Burst stop	BST	Н	×	L	Н	Н	L	×	×	×
Read	READ	Н	×	L	Н	L	Н	V	L	٧
Read with auto precharge	READA	Н	×	L	Н	L	Н	V	Н	٧
Write	WRIT	Н	×	L	Н	L	L	V	L	٧
Write with auto precharge	WRITA	Н	×	L	Н	L	L	V	Н	٧
Bank activate	ACT	Н	×	L	L	Н	Н	V	V	V
Precharge select bank	PRE	Н	×	L	L	Н	L	V	L	×
Precharge all banks	PALL	Н	×	L	L	Н	L	×	Н	×
Mode register set	MRS	Н	×	L	L	L	L	L	L	٧

**Remark** H = High level, L = Low level, x = High or Low level (Don't care), V = Valid data input

#### 4.2 DQM Truth Table

Function	Symbol	CI	ΚE	DQM		
		n – 1	n	U	L	
Data write / output enable	ENB	Н	×	l	-	
Data mask / output disable	MASK	Н	×	Н		
Upper byte write enable / output enable	ENBU	Н	×	L	×	
Lower byte write enable / output enable	ENBL	Н	×	×	L	
Upper byte write inhibit / output disable	MASKU	Н	×	Н	×	
Lower byte write inhibit / output disable	MASKL	Н	×	×	Н	

**Remark** H = High level, L = Low level, x = High or Low level (Don't care)

## 4.3 CKE Truth Table

Current state	Function	Symbol	CI	CKE		/RAS	/CAS	/WE	Address
			n – 1	n					
Activating	Clock suspend mode entry		Н	L	×	×	×	×	×
Any	Clock suspend mode		L	L	×	×	×	×	×
Clock suspend	Clock suspend mode exit		L	Н	×	×	×	×	×
Idle	CBR (auto) refresh command	REF	Н	Н	L	L	L	Н	×
Idle	Self refresh entry	SELF	Н	L	L	L	L	Н	×
Self refresh	Self refresh exit		L	Н	L	Н	Н	Н	×
			L	Н	Н	×	×	×	×
Idle	Power down entry		Н	L	×	×	×	×	×
Power down	Power down exit		L	Н	Н	×	×	×	×
			L	Н	L	Н	Н	Н	×

**Remark**  $H = High level, L = Low level, \times = High or Low level (Don't care)$ 

# 4.4 Operative Command Table Note1

(1/3)

Current state	/CS	/RAS	/CAS	/WE	Address	Command	Action	Notes
Idle	Н	×	×	×	×	DESL	Nop or power down	2
	L	Н	Н	×	×	NOP or BST	Nop or power down	2
	L	Н	L	Н	BA, CA, A10	READ/READA	ILLEGAL	3
	L	Н	L	L	BA, CA, A10	WRIT/WRITA	ILLEGAL	3
	L	L	Н	Н	BA, RA	ACT	Row activating	
	L	L	Н	L	BA, A10	PRE/PALL	Nop	
	L	L	L	Н	×	REF/SELF	CBR (auto) refresh or self refresh	4
	L	L	L	L	Op-Code	MRS	Mode register accessing	
Row active	Н	×	×	×	×	DESL	Nop	
	L	Н	Н	×	×	NOP or BST	Nop	
	L	Н	L	Н	BA, CA, A10	READ/READA	Begin read : Determine AP	5
	L	Н	L	L	BA, CA, A10	WRIT/WRITA	Begin write : Determine AP	5
	L	L	Н	Н	BA, RA	ACT	ILLEGAL	3
	L	L	Н	L	BA, A10	PRE/PALL	Precharge	6
	L	L	L	Н	×	REF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS	ILLEGAL	
Read	Н	×	×	×	×	DESL	Continue burst to end $\rightarrow$ Row active	
	L	Н	Н	Н	×	NOP	Continue burst to end $\rightarrow$ Row active	
	L	Н	Н	L	×	BST	$Burst\:stop\toRow\:active$	
	L	Н	L	Н	BA, CA, A10	READ/READA	Terminate burst, new read : Determine AP	7
	L	Н	L	L	BA, CA, A10	WRIT/WRITA	Terminate burst, start write : Determine AP	7, 8
	L	L	Н	Н	BA, RA	ACT	ILLEGAL	3
	L	L	Н	L	BA, A10	PRE/PALL	Terminate burst, precharging	
	L	L	L	Н	×	REF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS	ILLEGAL	
Write	Н	×	×	×	×	DESL	Continue burst to end $\rightarrow$ Write recovering	
	L	Н	Н	Н	×	NOP	Continue burst to end $\rightarrow$ Write recovering	
	L	Н	Н	L	×	BST	$Burst\:stop\toRow\:active$	
	L	Н	L	Н	BA, CA, A10	READ/READA	Terminate burst, start read : Determine AP	7, 8
	L	Н	L	L	BA, CA, A10	WRIT/WRITA	Terminate burst, new write : Determine AP	7
	L	L	Н	Н	BA, RA	ACT	ILLEGAL	3
	L	L	Н	L	BA, A10	PRE/PALL	Terminate burst, precharging	9
	L	L	L	Н	×	REF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS	ILLEGAL	

(2/3)

Current state	/CS	/RAS	/CAS	/WE	Address	Command	Action	(2/3) Notes
Read with auto	Н	×	×	×	×	DESL	Continue burst to end → Precharging	
precharge	L	Н	Н	Н	×	NOP	Continue burst to end $\rightarrow$ Precharging	
	L	Н	Н	L	×	BST	ILLEGAL	
	L	Н	L	Н	BA, CA, A10	READ/READA	ILLEGAL	3
	L	Н	L	L	BA, CA, A10	WRIT/WRITA	ILLEGAL	3
	L	L	Н	Н	BA, RA	ACT	ILLEGAL	3
	L	L	Н	L	BA, A10	PRE/PALL	ILLEGAL	3
	L	L	L	Н	×	REF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS	ILLEGAL	
Write with auto precharge	Н	×	×	×	×	DESL	Continue burst to end → Write recovering with auto precharge	
	L	Н	Н	Н	×	NOP	Continue burst to end → Write recovering with auto precharge	
	L	Н	Н	L	×	BST	ILLEGAL	
	L	Н	L	Н	BA, CA, A10	READ/READA	ILLEGAL	3
	L	Н	L	L	BA, CA, A10	WRIT/WRITA	ILLEGAL	3
	L	L	Н	Н	BA, RA	ACT	ILLEGAL	3
	L	L	Н	L	BA, A10	PRE/PALL	ILLEGAL	3
	L	L	L	Н	×	REF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS	ILLEGAL	
Precharging	Н	×	×	×	×	DESL	$Nop \to Enter \ idle \ after \ t_{RP}$	
	L	Н	Н	Ι	×	NOP	$Nop \to Enter \ idle \ after \ t_{RP}$	
	L	Н	Н	┙	×	BST	ILLEGAL	
	L	Н	L	Ι	BA, CA, A10	READ/READA	ILLEGAL	3
	L	Н	L	L	BA, CA, A10	WRIT/WRITA	ILLEGAL	3
	L	L	Н	Ι	BA, RA	ACT	ILLEGAL	3
	L	L	Н	L	BA, A10	PRE/PALL	$Nop \to Enter \ idle \ after \ t_{RP}$	
	L	L	L	Ι	×	REF/SELF	ILLEGAL	
	L	L	L	┙	Op-Code	MRS	ILLEGAL	
Row activating	Н	×	×	×	×	DESL	$Nop \to Enter \ bank \ active \ after \ t_RCD$	
	L	Н	Н	Н	×	NOP	$Nop  o Enter \ bank \ active \ after \ t_RCD$	
	L	Н	Н	┙	×	BST	ILLEGAL	
	L	Н	L	Н	BA, CA, A10	READ/READA	ILLEGAL	3
	L	Н	L	L	BA, CA, A10	WRIT/WRITA	ILLEGAL	3
	L	L	Н	Н	BA, RA	ACT	ILLEGAL	3, 10
	L	L	Н	L	BA, A10	PRE/PALL	ILLEGAL	3
	L	L	L	Н	×	REF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS	ILLEGAL	

(3/3)

Current state	/CS	/RAS	/CAS	/WE	Address	Command	Action	Notes
Write recovering	Н	×	×	×	×	DESL	Nop $\rightarrow$ Enter row active after tdpl	
	L	Н	Н	Н	×	NOP	Nop $\rightarrow$ Enter row active after tdpl	
	L	Н	Н	L	×	BST	Nop $\rightarrow$ Enter row active after tdpl	
	L	Н	L	Н	BA, CA, A10	READ/READA	Start read, Determine AP	8
	L	Н	L	L	BA, CA, A10	WRIT/WRITA	New write, Determine AP	
	L	L	Н	Н	BA, RA	ACT	ILLEGAL	3
	L	L	Н	L	BA, A10	PRE/PALL	ILLEGAL	3
	L	L	L	Н	×	REF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS	ILLEGAL	
Write recovering	Н	×	×	×	×	DESL	Nop → Enter precharge after topL	
with auto precharge	L	Н	Н	Н	×	NOP	Nop → Enter precharge after topL	
	L	Н	Н	L	×	BST	Nop → Enter precharge after tdpl	
	L	Н	L	Н	BA, CA, A10	READ/READA	ILLEGAL	3, 8
	L	Н	L	L	BA, CA, A10	WRIT/WRITA	ILLEGAL	3
	L	L	Н	Н	BA, RA	ACT	ILLEGAL	3
	L	L	Н	L	BA, A10	PRE/PALL	ILLEGAL	
	L	L	L	Н	×	REF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS	ILLEGAL	
Refreshing	Н	×	×	×	×	DESL	Nop → Enter idle after t <sub>RC</sub>	
	L	Н	Н	×	×	NOP/BST	Nop → Enter idle after t <sub>RC</sub>	
	L	Н	L	×	×	READ/WRIT	ILLEGAL	
	L	L	Н	×	×	ACT/PRE/PALL	ILLEGAL	
	L	L	L	×	×	REF/SELF/MRS	ILLEGAL	
Mode register	Н	×	×	×	×	DESL	Nop → Enter idle after t <sub>RSC</sub>	
accessing	L	Н	Н	Н	×	NOP	Nop → Enter idle after trsc	
	L	Н	Н	L	×	BST	ILLEGAL	
	L	Н	L	×	×	READ/WRIT	ILLEGAL	
	L	L	×	×	×	ACT/PRE/PALL/ REF/SELF/MRS	ILLEGAL	

- Notes 1. All entries assume that CKE was active (High level) during the preceding clock cycle.
  - 2. If all banks are idle, and CKE is inactive (Low level),  $\mu$ PD4564xxx will enter Power down mode. All input buffers except CKE will be disabled.
  - **3.** Illegal to bank in specified states; Function may be legal in the bank indicated by Bank Address (BA), depending on the state of that bank.
  - **4.** If all banks are idle, and CKE is inactive (Low level),  $\mu$ PD4564xxx will enter Self refresh mode. All input buffers except CKE will be disabled.
  - **5.** Illegal if tRCD is not satisfied.
  - 6. Illegal if tras is not satisfied.
  - 7. Must satisfy burst interrupt condition.
  - 8. Must satisfy bus contention, bus turn around, and/or write recovery requirements.
  - 9. Must mask preceding data which don't satisfy topl.
  - **10.** Illegal if tred is not satisfied.

**Remark** H = High level, L = Low level, × = High or Low level (Don't care), V = Valid data

## 4.5 Command Truth Table for CKE

No.   No.	Current State	CI	KE	/CS	/RAS	/CAS	/WE	Address	Action	Notes
		n – 1	n							
	Self refresh	Н	×	×	×	×	×	×	INVALID, CLK (n-1) would exit self refresh	
		L	Н	Н	×	×	×	×	Self refresh recovery	
L		L	Н	L	Н	Н	×	×	Self refresh recovery	
L		L	Η	L	Н	L	×	×	ILLEGAL	
Figure   Self refresh recovery   H		L	Η	L	L	×	×	×	ILLEGAL	
H		L	L	×	×	×	×	×	Maintain self refresh	
H	Self refresh recovery	Н	Н	Н	×	×	×	×	Idle after tRC	
H		Н	Η	L	Н	Н	×	×	Idle after tRC	
H		Н	Н	L	Н	L	×	×	ILLEGAL	
H		Н	Η	L	L	×	×	×	ILLEGAL	
H		Н	L	Н	×	×	×	×	ILLEGAL	
H		Н	L	L	Н	Н	×	×	ILLEGAL	
Power down         H         x         x         x         x         x         x         EXIT power down → Idle           L         H         H         X         x         x         x         EXIT power down → Idle           L         L         L         X         x		Н	L	L	Н	L	×	×	ILLEGAL	
L		Н	L	L	L	×	×	×	ILLEGAL	
L	Power down	Н	×	×	×	×	×		INVALID, CLK (n – 1) would exit power down	
L		L	Н	Н	×	×	×	×	EXIT power down $\rightarrow$ Idle	
H		L	Н	L	Н	Н	Н	×	EXIT power down $\rightarrow$ Idle	
H		L	L	×	×	×	×	×	Maintain power down mode	
H	All banks idle	Н	Η	Н	×	×	×		Refer to operations in Operative Command Table	
H		Н	Н	L	Н	×	×		Refer to operations in Operative Command Table	
H H L L L L Dp-Code Refer to operations in Operative Command Table  H L H X X X X Refer to operations in Operative Command Table  H L L H X X X Refer to operations in Operative Command Table  H L L L H X Refer to operations in Operative Command Table  H L L L L H X Self refresh  1  H L L L L L Dp-Code Refer to operations in Operative Command Table  L X X X X X X X X X Power down  1  Row active H X X X X X X X X Refer to operations in Operative Command Table  L X X X X X X X X X Refer to operations in Operative Command Table  L X X X X X X X X X Refer to operations in Operative Command Table  L X X X X X X X X X Refer to operations in Operative Command Table  H X X X X X X X X Refer to operations in Operative Command Table  L X X X X X X X X X Refer to operations in Operative Command Table  H L X X X X X X X Refer to operations in Operative Command Table  H L X X X X X X X Refer to operations in Operative Command Table  H L X X X X X X X X Refer to operations in Operative Command Table  Extended above  H L X X X X X X X X X Refer to operations in Operative Command Table  Extended above  Extit clock suspend next cycle		Н	Н	L	L	Н	×		Refer to operations in Operative Command Table	
H		Н	Н	L	L	L	Н	×	CBR (auto) refresh	
H		Н	Η	L	L	L	L	Op-Code	Refer to operations in Operative Command Table	
H		Н	L	Н	×	×	×		Refer to operations in Operative Command Table	
H		Н	L	L	Н	×	×		Refer to operations in Operative Command Table	
H         L         L         L         L         L         Op-Code         Refer to operations in Operative Command Table           L         x		Н	L	L	L	Н	×		Refer to operations in Operative Command Table	
L         X		Н	L	L	L	L	Н	×	Self refresh	1
Row active         H         X		Н	L	L	L	L	L	Op-Code	Refer to operations in Operative Command Table	
L         ×         ×         ×         ×         ×         ×         1           Any state other than listed above         H         H         ×         ×         ×         ×         ×         ×         ×         ×         ×         ×         ×         ×         Exit clock suspend next cycle         2           L         H         ×         ×         ×         ×         ×         ×         Exit clock suspend next cycle		L	×	×	×	×	×	×	Power down	1
Any state other than listed above H L x x x x x x x Refer to operations in Operative Command Table  L H x x x x x x Exit clock suspend next cycle	Row active	Н	×	×	×	×	×	×	Refer to operations in Operative Command Table	
listed above   H		L	×	×	×	×	×	×	Power down	1
L H × × × × Exit clock suspend next cycle	Any state other than	Н	Н	×	×	×	×	_	Refer to operations in Operative Command Table	
	listed above	Н	L	×	×	×	×	×	Begin clock suspend next cycle	2
L L × × × × Maintain clock suspend		L	Н	×	×	×	×	×	Exit clock suspend next cycle	
		L	L	×	×	×	×	×	Maintain clock suspend	

**Notes 1.** Self refresh can be entered only from the all banks idle state. Power down can be entered only from all banks idle or row active state.

2. Must be legal command as defined in Operative Command Table.

**Remark** H = High level, L = Low level, × = High or Low level (Don't care)

#### 5. Initialization

The synchronous DRAM is initialized in the power-on sequence according to the following.

- (1) To stabilize internal circuits, when power is applied, a 100  $\mu$ s or longer pause must precede any signal toggling.
- (2) After the pause, all banks must be precharged using the Precharge command (The Precharge all banks command is convenient).
- (3) Once the precharge is completed and the minimum trp is satisfied, the mode register can be programmed.

  After the mode register set cycle, trsc (2 CLK minimum) pause must be satisfied as well.
- (4) Two or more CBR (auto) refresh must be performed.
- Remarks 1. The sequence of Mode register programming and Refresh above may be transposed.
  - 2. CKE and DQM must be held high until the Precharge command is issued to ensure data-bus Hi-Z.

#### 6. Programming the Mode Register

The mode register is programmed by the Mode register set command using address bits A13 through A0 as data inputs. The register retains data until it is reprogrammed or the device loses power.

The mode register has four fields;

Options : A13 through A7 /CAS latency : A6 through A4

Wrap type : A3

Burst length : A2 through A0

Following mode register programming, no command can be issued before at least 2 CLK have elapsed.

#### /CAS Latency

/CAS latency is the most critical of the parameters being set. It tells the device how many clocks must elapse before the data will be available.

The value is determined by the frequency of the clock and the speed grade of the device. **13.3 Relationship between Frequency and Latency** shows the relationship of /CAS latency to the clock period and the speed grade of the device.

#### **Burst Length**

Burst Length is the number of words that will be output or input in a read or write cycle. After a read burst is completed, the output bus will become Hi-Z.

The burst length is programmable as 1, 2, 4, 8 or full page.

#### Wrap Type (Burst Sequence)

The wrap type specifies the order in which the burst data will be addressed. This order is programmable as either "Sequential" or "Interleave". The method chosen will depend on the type of CPU in the system.


Some microprocessor cache systems are optimized for sequential addressing and others for interleaved addressing. **7.1 Burst Length and Sequence** shows the addressing sequence for each burst length using them. Both sequences support bursts of 1, 2, 4 and 8. Additionally, sequence supports the full page length.

# 7. Mode Register

D	13	12	11	10	9	8	7	6	5	4	3	2	1	0					
X	0	0	0	0	0	0	1								JEDEC S	Standa	ard Test S	et (refresh	counter test)
X	13	12	11	10	9	8	7	6	5	4	3	2	1						
13   12   11   10   9   8   7   6   5   4   3   2   1   0   Use in future												_		<u> </u>	Buret Do	ad an	d Single V	N/rito	
13   12   11   10   9   8   7   6   5   4   3   2   1   0   0   0   0   0   0   0   0   0		^	_ ^	_ ^	1	0	0		TIVIOD		VVI		DL		(for Write	Thro	ugh Cach	e)	
13   12   11   10   9   8   7   6   5   4   3   2   1   0	13	12	11	10	9	8	7	6	5	4	3	2	1	0					
X						1	0								Use in fu	ture			
X	-10	40		40	_	_	_	_	_		_	_							
13   12   11   10   9   8   7   6   5   4   3   2   1   0   Mode Register Set																			
13   12   11   10   9   8   7   6   5   4   3   2   1   0   Mode Register Set	Х	Х	Х	Х	Х	1	1	V	V	V	V	V	V	V	Vender S	Specifi	ic		
D   O   O   O   O   O   O   D   LTMODE   WT   BL	13	12	11	10	9	8	7	6	5	4	3	2	1	0					
Bits2-0   WT = 0   WT = 1	_					_					_				Mode Re	nister	Set		x = Don't care
Burst length											1		1			g.o.o.	001		
Burst length																			
Burst length  Burst length  001													ΙГ			Bits2	2-0 \	NT = 0	WT = 1
Burst length    010																00	0	1	1
Burst length																			
100   R   R   R														_					
101   R   R   R													П	Burst	length				
110   R   R   R																			
Till   Full page   R																			
Wrap type																			
Bits6-4 /CAS latency   000   R   001   R   010   2   2   2   100   R   100   R   101   R   110   R   110													_				'		'
Bits6-4 /CAS latency   000   R   001   R   010   2   2   2   2   2   2   2   2   3   3														Wrap	p type	$\rightarrow$			
Latency mode													L			1	Interleav	e	
Latency mode																			
Latency mode																	Bits6-4	/CAS late	ency
Latency mode																			
Latency mode 011 3 100 R 101 R 110 R																		R	
mode 100 R 101 R 110 R																			
101 R 110 R																			
110 R															mode	E			

Remark R: Reserved

# **Mode Register Set Timing**



# 7.1 Burst Length and Sequence

# [Burst of Two]

Starting address (column address A0, binary)	Sequential addressing sequence (decimal)	Interleave addressing sequence (decimal)
0	0, 1	0, 1
1	1, 0	1, 0

# [Burst of Four]


Starting address (column address A1 - A0, binary)	Sequential addressing sequence (decimal)	Interleave addressing sequence (decimal)
00	0, 1, 2, 3	0, 1, 2, 3
01	1, 2, 3, 0	1, 0, 3, 2
10	2, 3, 0, 1	2, 3, 0, 1
11	3, 0, 1, 2	3, 2, 1, 0

[Burst of Eight]

[Durst of Light]		
Starting address (column address A2 - A0, binary)	Sequential addressing sequence (decimal)	Interleave addressing sequence (decimal)
000	0, 1, 2, 3, 4, 5, 6, 7	0, 1, 2, 3, 4, 5, 6, 7
001	1, 2, 3, 4, 5, 6, 7, 0	1, 0, 3, 2, 5, 4, 7, 6
010	2, 3, 4, 5, 6, 7, 0, 1	2, 3, 0, 1, 6, 7, 4, 5
011	3, 4, 5, 6, 7, 0, 1, 2	3, 2, 1, 0, 7, 6, 5, 4
100	4, 5, 6, 7, 0, 1, 2, 3	4, 5, 6, 7, 0, 1, 2, 3
101	5, 6, 7, 0, 1, 2, 3, 4	5, 4, 7, 6, 1, 0, 3, 2
110	6, 7, 0, 1, 2, 3, 4, 5	6, 7, 4, 5, 2, 3, 0, 1
111	7, 0, 1, 2, 3, 4, 5, 6	7, 6, 5, 4, 3, 2, 1, 0

Full page burst is an extension of the above tables of sequential addressing, with the length being 1,024 (for 16M  $\times$ 4 device), 512 (for 8M  $\times$ 8 device), and 256 (for 4M  $\times$ 16 device).

## 8. Address Bits of Bank-Select and Precharge




#### 9. Precharge

The precharge command can be issued anytime after tras (MIN.) is satisfied.

Soon after the precharge command is issued, precharge operation performed and the synchronous DRAM enters the idle state after tRP is satisfied. The parameter tRP is the time required to perform the precharge.

The earliest timing in a read cycle that a precharge command can be issued without losing any data in the burst is as follows.

It is depending on the /CAS latency and clock cycle time.



In order to write all data to the memory cell correctly, the asynchronous parameter "topl" must be satisfied. The topl (MIN.) specification defines the earliest time that a precharge command can be issued. Minimum number of clocks is calculated by dividing topl (MIN.) with clock cycle time.

In summary, the precharge command can be issued relative to reference clock that indicates the last data word is valid. In the following table, minus means clocks before the reference; plus means time after the reference.

/CAS latency	Read	Write
2	<b>–1</b>	+topl (MIN.)
3	-2	+tdPL (MIN.)

#### 10. Auto Precharge

During a read or write command cycle, A10 controls whether auto precharge is selected. A10 high in the Read or Write command (Read with Auto precharge command or Write with Auto precharge command), auto precharge is selected and begins automatically.

The tras must be satisfied with a read with auto precharge or a write with auto precharge operation. In addition, the next activate command to the bank being precharged cannot be executed until the precharge cycle ends.


In read cycle, once auto precharge has started, an activate command to the bank can be issued after trp has been satisfied.

In write cycle, the tDAL must be satisfied to issue the next activate command to the bank being precharged.

The timing that begins the auto precharge cycle depends on both the /CAS latency programmed into the mode register and whether read or write cycle.

#### 10.1 Read with Auto Precharge


During a read cycle, the auto precharge begins one clock earlier (/CAS latency of 2) or two clocks earlier (/CAS latency of 3) the last data word output.



Remark READA means Read with Auto precharge

#### 10.2 Write with Auto Precharge

During a write cycle, the auto precharge starts at the timing that is equal to the value of the tdpl (MIN.) after the last data word input to the device.



Remark WRITA means Write with Auto Precharge

In summary, the auto precharge begins relative to a reference clock that indicates the last data word is valid. In the table below, minus means clocks before the reference; plus means after the reference.


/CAS latency	Read	Write
2	<b>–1</b>	+topl (Min.)
3	-2	+tdpl (MIN.)

#### 11. Read / Write Command Interval

#### 11.1 Read to Read Command Interval

During a read cycle, when new Read command is issued, it will be effective after /CAS latency, even if the previous read operation does not completed. READ will be interrupted by another READ.


The interval between the commands is 1 cycle minimum. Each Read command can be issued in every clock without any restriction.



#### 11.2 Write to Write Command Interval

During a write cycle, when a new Write command is issued, the previous burst will terminate and the new burst will begin with a new Write command. WRITE will be interrupted by another WRITE.

The interval between the commands is minimum 1 cycle. Each Write command can be issued in every clock without any restriction.




#### 11.3 Write to Read Command Interval

Write command and Read command interval is also 1 cycle.

Only the write data before Read command will be written.


The data bus must be Hi-Z at least one cycle prior to the first Dout.




#### 11.4 Read to Write Command Interval

During a read cycle, READ can be interrupted by WRITE.

The Read and Write command interval is 1 cycle minimum. There is a restriction to avoid data conflict. The Data bus must be Hi-Z using DQM before WRITE.



READ can be interrupted by WRITE. DQM must be High at least 3 clocks prior to the Write command.




30

#### 12. Burst Termination

There are two methods to terminate a burst operation other than using a Read or a Write command. One is the burst stop command and the other is the precharge command.


#### 12.1 Burst Stop Command

During a read cycle, when the burst stop command is issued, the burst read data are terminated and the data bus goes to Hi-Z after the /CAS latency from the burst stop command.



Remark BST: Burst stop command

During a write cycle, when the burst stop command is issued, the burst write data are terminated and data bus goes to Hi-Z at the same clock with the burst stop command.



Remark BST: Burst stop command

#### 12.2 Precharge Termination

#### 12.2.1 Precharge Termination in READ Cycle


During a read cycle, the burst read operation is terminated by a precharge command.

When the precharge command is issued, the burst read operation is terminated and precharge starts.


The same bank can be activated again after trp from the precharge command.

To issue a precharge command, tras must be satisfied.

When /CAS latency is 2, the read data will remain valid until one clock after the precharge command.



When /CAS latency is 3, the read data will remain valid until two clocks after the precharge command.



#### 12.2.2 Precharge Termination in WRITE Cycle


During a write cycle, the burst write operation is terminated by a precharge command.

When the precharge command is issued, the burst write operation is terminated and precharge starts.


The same bank can be activated again after tRP from the precharge command.

To issue a precharge command, tras must be satisfied.

When /CAS latency is 2, the write data written prior to the precharge command will be correctly stored. However, invalid data may be written at the same clock as the precharge command. To prevent this from happening, DQM must be high at the same clock as the precharge command. This will mask the invalid data.



When /CAS latency is 3, the write data written prior to the precharge command will be correctly stored. However, invalid data may be written at the same clock as the precharge command. To prevent this from happening, DQM must be high at the same clock as the precharge command. This will mask the invalid data.



## 13. Electrical Specifications

- All voltages are referenced to Vss (GND).
- After power up, wait more than 100 μs and then, execute **Power on sequence and CBR (auto) Refresh** before proper device operation is achieved.

**Absolute Maximum Ratings** 

Parameter	Symbol	Condition	Rating	Unit
Voltage on power supply pin relative to GND	Vcc, VccQ		-0.5 to +4.6	V
Voltage on any pin relative to GND	VT		-0.5 to +4.6	V
Short circuit output current	lo		50	mA
Power dissipation	Po		1	W
Operating ambient temperature	TA		0 to 70	°C
Storage temperature	Tstg		-55 to + 125	°C

Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

**Recommended Operating Conditions** 

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Supply voltage	Vcc, VccQ		3.0	3.3	3.6	V
High level input voltage	ViH		2.0		Vcc+0.3 Note1	V
Low level input voltage	VıL		-0.3 Note2		+0.8	V
Operating ambient temperature	TA		0		70	°C

**Notes 1.**  $V_{IH(MAX.)} = V_{CC} + 1.5 V$  (Pulse width  $\leq 5 \text{ ns}$ )

2.  $V_{IL(MIN.)} = -1.5 \text{ V (Pulse width} \le 5 \text{ ns)}$ 

Pin Capacitance (T<sub>A</sub> = 25 °C, f = 1 MHz)

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Input capacitance	C <sub>I1</sub>	A0 - A13	2.5		4	pF
	C <sub>12</sub>	CLK, CKE, /CS, /RAS, /CAS, /WE, DQM, UDQM, LDQM	2.5		4	
Data input / output capacitance	C <sub>I/O</sub>	DQ0 - DQ15	4		6.5	pF

C Characteristics 1 (Recommended Operating Conditions unless otherwise noted)

o onaraotoriotico i (rteco	ciiac	a operating conditions to	1111000 01	TICI WILL	notea				
Parameter	Symbol	Test condition	/CAS	Grade	N	Maximun	n	Unit	Notes
			latency		×4	×8	×16		
Operating current	Icc1	Burst length = 1,	CL = 2	-A80	75	80	90	mA	1
		$t_{RC} \ge t_{RC \text{ (MIN.)}}, \text{ Io = 0 mA},$		-A10	65	70	80		
		One bank active		-A10B	60	65	70		
			CL = 3	-A80	80	85	115		
				-A10	70	75	90		
				-A10B	70	75	90		
Precharge standby current	Icc2P	CKE ≤ VIL (MAX.), tck = 15 ns			1	1	1	mA	
in power down mode	Icc2PS	CKE ≤ VIL (MAX.), tck = ∞			1	1	1		
Precharge standby current in non power down mode	Icc2N	CKE ≥ V <sub>IH (MIN.)</sub> , tck = 15 ns, /0 Input signals are changed one			20	20	20	mA	
	Icc2NS	CKE $\geq$ V <sub>IH</sub> (MIN.), tck = $\infty$ , Input signals are stable.	6	6	6				
Active standby current	ІссзР	CKE ≤ V <sub>IL (MAX.)</sub> , tck = 15 ns			5	5	5	mA	
in power down mode	Icc3PS	CKE $\leq$ VIL (MAX.), tck = $\infty$ 4				4	4		
Active standby current in non power down mode	ІссзN	CKE ≥ V <sub>IH (MIN.)</sub> , tck = 15 ns, /0 Input signals are changed one		25	25	25	mA		
	Icc3NS	CKE $\geq$ V <sub>IH</sub> (MIN.), tck = $\infty$ , Input signals are stable.			15	15	15		
Operating current	Icc4	tck ≥ tck (MIN.), Io = 0 mA,	CL = 2	-A80	90	105	165	mA	2
(Burst mode)		All banks active		-A10	70	80	130		
				-A10B	65	70	110		
			CL = 3	-A80	105	125	195		
				-A10	90	105	165		
				-A10B	90	105	165		
CBR (auto) refresh current	Icc5	trc ≥ trc (MIN.)	CL = 2	-A80	130	130	130	mA	3
				-A10	130	130	130		
				-A10B	105	105	105		
			CL = 3	-A80	135	135	135		
				-A10	135	135	135		
				-A10B	115	115	115		
Self refresh current	Icc6	CKE ≤ 0.2 V			1	1	1	mA	

- **Notes 1.** Icc1 depends on output loading and cycle rates. Specified values are obtained with the output open. In addition to this, Icc1 is measured condition that addresses are changed only one time during tck (MIN.).
  - 2. lcc4 depends on output loading and cycle rates. Specified values are obtained with the output open. In addition to this, lcc4 is measured condition that addresses are changed only one time during tck (MIN.).
  - 3. Iccs is measured on condition that addresses are changed only one time during tck (MIN.).


DC Characteristics 2 (Recommended Operating Conditions unless otherwise noted)

Parameter	Symbol	Test condition	MIN.	TYP.	MAX.	Unit	Note
Input leakage current	lı (L)	$0 \le V_1 \le V_{CC}Q$ , $V_{CC}Q = V_{CC}$ All other pins not under test = 0 V	-1.0		+1.0	μΑ	
Output leakage current	lo (L)	0 ≤ Vo ≤ VccQ, Douт is disabled	-1.5		+1.5	μΑ	
High level output voltage	Vон	lo = -4 mA	2.4			V	
Low level output voltage	Vol	Io = +4 mA			0.4	V	

# AC Characteristics (Recommended Operating Conditions unless otherwise noted)

## **Test Conditions**


Parameter	Value	Unit
AC high level input voltage / low level input voltage	2.4 / 0.4	V
Input timing measurement reference level	1.4	V
Transition time (Input rise and fall time)	1	ns
Output timing measurement reference level	1.4	V



**Synchronous Characteristics** 

Parameter		Symbol	-80		-10		-10B		Unit	Note
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Clock cycle time	/CAS latency = 3	tскз	8	(125 MHz)	10	(100 MHz)	10	(100 MHz)	ns	
	/CAS latency = 2	tck2	10	(100 MHz)	13	(77 MHz)	15	(67 MHz)	ns	
Access time from CLK	/CAS latency = 3	t <sub>AC3</sub>		6		6		7	ns	1
	/CAS latency = 2	t <sub>AC2</sub>		6		7		8	ns	1
CLK high level width		tсн	3		3		3.5		ns	
CLK low level width		tcL	3		3		3.5		ns	
Data-out hold time	/CAS latency = 3	tонз	3		3		3		ns	1
	/CAS latency = 2	ton2	3		3		3		ns	1
Data-out low-impedance time		tız	0		0		0		ns	
Data-out high-impedance time	/CAS latency = 3	t <sub>HZ3</sub>	3	6	3	6	3	7	ns	
	/CAS latency = 2	t <sub>HZ2</sub>	3	6	3	7	3	8	ns	
Data-in setup time		tos	2		2		2.5		ns	
Data-in hold time		tон	1		1		1		ns	
Address setup time		tas	2		2		2.5		ns	
Address hold time		tан	1		1		1		ns	
CKE setup time		tcks	2		2		2.5		ns	
CKE hold time		tскн	1		1		1		ns	
CKE setup time (Power down exit)		tcksp	2		2		2.5		ns	
Command (/CS, /RAS, /CAS, /WE, DQM) setup time		tсмs	2		2		2.5		ns	
Command (/CS, /RAS, /CAS, /WE, DQM) hold time		tсмн	1		1		1		ns	

Note 1. Output load




Data Sheet E0149N10 37

**Asynchronous Characteristics** 


Parameter		Symbol	ool -80		-10		-10B		Unit	Note
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
ACT to REF/ACT command period (operation)		<b>t</b> RC	70		70		90		ns	
REF to REF/ACT command period (refresh)		<b>t</b> RC1	70		70		90		ns	
ACT to PRE command period		<b>t</b> ras	48	120,000	50	120,000	60	120,000	ns	
PRE to ACT command period		trp	20		20		30		ns	
Delay time ACT to READ/WRITE command		<b>t</b> RCD	20		20		30		ns	
ACT (one) to ACT (another) command period		trrd	16		20		20		ns	
Data-in to PRE command period	/CAS latency = 3	t <sub>DPL3</sub>	8		10		10		ns	
	/CAS latency = 2	t <sub>DPL2</sub>	8		10		10		ns	
Data-in to ACT (REF) command period (Auto precharge)	/CAS latency = 3	tdal3	1CLK +20		1CLK +20		1CLK +30		ns	
	/CAS latency = 2	tDAL2	1CLK +20		1CLK +20		1CLK +30		ns	
Mode register set cycle time		trsc	2		2		2		CLK	
Transition time		t⊤	0.5	30	1	30	1	30	ns	
Refresh time (4,096 refresh cycles)		tref	_	64		64		64	ms	

38 Data Sheet E0149N10


## 13.1 AC Parameters for Read Timing (Manual Precharge, Burst Length = 4, /CAS Latency = 3)



<sub>μ</sub>PD4564441, 4564841, 4564163



## 13.2 AC Parameters for Write Timing (Burst Length = 4, /CAS Latency = 3)




## 13.3 Relationship between Frequency and Latency


Speed version	-80		-	10	-10B	
Clock cycle time [ns]	8	10	10	13	10	15
Frequency [MHz]	125	100	100	77	100	67
/CAS latency	3	2	3	2	3	2
[trcd]	3	2	2	2	3	2
/RAS latency (/CAS latency + [tRCD])	6	4	5	4	6	4
[trc]	9	7	7	6	9	6
[trc1]	9	7	7	6	9	6
[tras]	6	5	5	4	6	4
[trrd]	2	2	2	2	2	2
[trp]	3	2	2	2	3	2
[topl]	1	1	1	1	1	1
[tdal]	4	3	3	3	4	3
[tesc]	2	2	2	2	2	2

42

## 13.4 Mode Register Set (Burst Length = 4, /CAS Latency = 2)




## \$ 13.5 Power On Sequence and CBR (Auto) Refresh



## 13.6 /CS Function (Burst Length = 4, /CAS Latency = 3)


Only /CS signal needs to be issued at minimum rate







μPD4564441, 4564841, 4564163









μPD4564441, 4564841, 4564163





## Clock Suspension during Burst Write (using CKE Function) (2/2) (Burst Length = 4, /CAS Latency = 3)






## 13.10 CBR (Auto) Refresh







## 13.12 Random Column Read (Page with Same Bank) (1/2) (Burst Length = 4, /CAS Latency = 2)




## Random Column Read (Page with Same Bank) (2/2) (Burst Length = 4, /CAS Latency = 3)




### 13.13 Random Column Write (Page with Same Bank) (1/2) (Burst Length = 4, /CAS Latency = 2)




Random Column Write (Page with Same Bank) (2/2) (Burst Length = 4, /CAS Latency = 3)




## 13.14 Random Row Read (Ping-Pong Banks) (1/2) (Burst Length = 8, /CAS Latency = 2)




<sub>μ</sub>PD4564441, 4564841, 4564163




## 13.15 Random Row Write (Ping-Pong Banks) (1/2) (Burst Length = 8, /CAS Latency = 2)




<sub>,</sub>µPD4564441, 4564841, 4564163




## 13.16 Read and Write (1/2) (Burst Length = 4, /CAS Latency = 2)




# Read and Write (2/2) (Burst Length = 4, /CAS Latency = 3)




### 13.17 Interleaved Column Read Cycle (1/2) (Burst Length = 4, /CAS Latency = 2)




Interleaved Column Read Cycle (2/2) (Burst Length = 4, /CAS Latency = 3)




## 13.18 Interleaved Column Write Cycle (1/2) (Burst Length = 4, /CAS Latency = 2)




*μ*PD4564441, 4564841, 4564163







Data Sheet E0149N10




#### 13.20 Auto Precharge after Write Burst (1/2) (Burst Length = 4, /CAS Latency = 2)







## 13.21 Full Page Read Cycle (1/2) (/CAS Latency = 2)




µPD4564441, 4564841, 4564163




## 13.22 Full Page Write Cycle (1/2) (/CAS latency = 2)




#### 74 Full Page Write Cycle (2/2) (/CAS Latency = 3)







Data Sheet E0149N10

13.24 Burst Read and Single Write (Option) (Burst Length = 4, /CAS Latency = 2)







*μ*PD4564441, 4564841, 4564163



## 13.27 PRE (Precharge) Termination of Burst (1/2) (Burst Length = 8, /CAS Latency = 2)




µPD4564441, 4564841, 4564163



## 14. Package Drawing

# 54-PIN PLASTIC TSOP (II) (10.16 mm (400))



## **NOTES**

- 1. Each lead centerline is located within 0.13 mm of its true position (T.P.) at maximum material condition.
- Dimension "A" does not include mold fiash, protrusions or gate burrs. Mold flash, protrusions or gate burrs shall not exceed 0.15 mm per side.

ITEM	MILLIMETERS
A	22.22±0.05
В	0.91 MAX.
С	0.80 (T.P.)
D	$0.32^{+0.08}_{-0.07}$
Е	0.10±0.05
F	1.1±0.1
G	1.00
Н	11.76±0.20
ı	10.16±0.10
J	0.80±0.20
K	$0.145^{+0.025}_{-0.015}$
L	0.50±0.10
М	0.13
N	0.10
Р	3°+7°

S54G5-80-9JF-2

Data Sheet E0149N10 **81** 

## 15. Recommended Soldering Conditions

Please consult with our sales offices for soldering conditions of the  $\mu$ PD4564 $\times\!\times\!\times$ .

## **Type of Surface Mount Device**

 $\mu$ PD4564 $\times\times$ G5: 54-pin Plastic TSOP (II) (10.16mm (400))

82

## 16. Revision History

Edition /	Page		Description			
Date	This edition	Previous edition	Type of revision	Location		
NEC Corporation (M12621E)						
11th edition /	p.15	p.15	Modification,	CKE Truth Table - Power down		
April, 1999			Addition			
	p.19	p.19	Modification,	Command Truth Table for CKE - Power down		
			Addition			
	p.37	p.37	Modification	Note 1. Output load		
	p.46	p.46	Modification	Symbol		
	p.47	p.47	Modification	Symbol		
	p.50	p.50	Modification	Timing Chart (Power Down Mode Exit) , Symbol		
	p.51	p.51	Modification	Symbol		
	p.52	p.52	Modification	Symbol		
	p.77	p.77	Modification	Timing Chart (Precharge Command for Bank D)		
12th edition /	p.2, 3	p.2, 3	Deletion	-AxxL		
January, 2000	p.35	p.35	Modification	Icc2PS		
			Deletion	-AxxL		
	p.36	p.36	Modification	AC Characteristics Test Conditions		
	p.81	p.81	Modification	Package Drawing		
Elpida Memory, Inc. (E0149N)						
Ver.1.0 /	-	-	-	Republished by Elpida Memory, Inc.		
August. 2001						

Data Sheet E0149N10 83

#### NOTES FOR CMOS DEVICES

## 1 PRECAUTION AGAINST ESD FOR MOS DEVICES

Exposing the MOS devices to a strong electric field can cause destruction of the gate oxide and ultimately degrade the MOS devices operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it, when once it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. MOS devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. MOS devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor MOS devices on it.

## (2) HANDLING OF UNUSED INPUT PINS FOR CMOS DEVICES

No connection for CMOS devices input pins can be a cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. The unused pins must be handled in accordance with the related specifications.

## (3) STATUS BEFORE INITIALIZATION OF MOS DEVICES

Power-on does not necessarily define initial status of MOS devices. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the MOS devices with reset function have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. MOS devices are not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for MOS devices having reset function.

CME0107

The information in this document is subject to change without notice. Before using this document, confirm that this is the latest version.

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of Elpida Memory, Inc.

Elpida Memory, Inc. does not assume any liability for infringement of any intellectual property rights (including but not limited to patents, copyrights, and circuit layout licenses) of Elpida Memory, Inc. or third parties by or arising from the use of the products or information listed in this document. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of Elpida Memory, Inc. or others.

Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of the customer's equipment shall be done under the full responsibility of the customer. Elpida Memory, Inc. assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.

### [Product applications]

Elpida Memory, Inc. makes every attempt to ensure that its products are of high quality and reliability. However, users are instructed to contact Elpida Memory's sales office before using the product in aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment, medical equipment for life support, or other such application in which especially high quality and reliability is demanded or where its failure or malfunction may directly threaten human life or cause risk of bodily injury.

#### [Product usage]

Design your application so that the product is used within the ranges and conditions guaranteed by Elpida Memory, Inc., including the maximum ratings, operating supply voltage range, heat radiation characteristics, installation conditions and other related characteristics. Elpida Memory, Inc. bears no responsibility for failure or damage when the product is used beyond the guaranteed ranges and conditions. Even within the guaranteed ranges and conditions, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as fail-safes, so that the equipment incorporating Elpida Memory, Inc. products does not cause bodily injury, fire or other consequential damage due to the operation of the Elpida Memory, Inc. product.

### [Usage environment]

This product is not designed to be resistant to electromagnetic waves or radiation. This product must be used in a non-condensing environment.

If you export the products or technology described in this document that are controlled by the Foreign Exchange and Foreign Trade Law of Japan, you must follow the necessary procedures in accordance with the relevant laws and regulations of Japan. Also, if you export products/technology controlled by U.S. export control regulations, or another country's export control laws or regulations, you must follow the necessary procedures in accordance with such laws or regulations.

If these products/technology are sold, leased, or transferred to a third party, or a third party is granted license to use these products, that third party must be made aware that they are responsible for compliance with the relevant laws and regulations.

M01E0107