

**IRFF130, IRFF131, IRFF132, IRFF133**  
**Power MOS Field-Effect Transistors**

File Number 1564


**N-Channel Enhancement-Mode  
Power Field-Effect Transistors**

N-CHANNEL ENHANCEMENT MODE

7.0A and 8.0A, 60V-100V  
 $r_{DS(on)} = 0.18 \Omega$  and  $0.25 \Omega$


**Features:**

- SOA is power-dissipation limited
- Nanosecond switching speeds
- Linear transfer characteristics
- High input impedance
- Majority carrier device



TERMINAL DIAGRAM

TERMINAL DESIGNATION



JEDEC TO-205AF

The IRFF130, IRFF131, IRFF132 and IRFF133 are n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.

The IRFF-types are supplied in the JEDEC TO-205AF (LOW-PROFILE TO-39) metal package.


**Absolute Maximum Ratings**

| Parameter  | IRFF130                                   | IRFF131 | IRFF132 | IRFF133 | Units               |
|--|---|---------|---------|---------|---------------------|
| $V_{DS}$ Drain - Source Voltage (1)                                  | 100                                       | 60      | 100     | 60      | V                   |
| $V_{DGR}$ Drain - Gate Voltage ( $I_{GS} = 20 \text{ k}\Omega$ ) (1) | 100                                       | 60      | 100     | 60      | V                   |
| $I_D @ T_C = 25^\circ\text{C}$ Continuous Drain Current              | 8.0                                       | 8.0     | 7.0     | 7.0     | A                   |
| $I_{DM}$ Pulsed Drain Current (2)                                    | 32  | 32      | 28      | 28      | A                   |
| $V_{GS}$ Gate - Source Voltage                                       | $\pm 20$                                  |         |         |         | V                   |
| $P_D @ T_C = 25^\circ\text{C}$ Max. Power Dissipation                | 25 (See Fig 14)                           |         |         |         | W                   |
| Linear Derating Factor   | 0.2 (See Fig 14)                          |         |         |         | W/ $^\circ\text{C}$ |
| $I_{LM}$ Inductive Current, Clamped                                  | (See Fig 15 and 16) $L = 100 \mu\text{H}$ |         |         |         | A                   |
| $T_J$ Operating Junction and Storage Temperature Range               | -55 to 150                                |         |         |         | $^\circ\text{C}$    |
| $T_{stg}$ Lead Temperature   | 300 (0.063 in. (1.6mm) from case for 10s) |         |         |         | $^\circ\text{C}$    |

IRFF130, IRFF131, IRFF132, IRFF133

Electrical Characteristics @ T<sub>C</sub> = 25°C (Unless Otherwise Specified)

| Parameter  | Type               | Min. | Typ  | Max. | Units | Test Conditions   |
|--|--------------------|------|------|------|-------|---|
| BV <sub>DSS</sub> Drain - Source Breakdown Voltage             | IRFF130<br>IRFF132 | 100  | -    | -    | V     | V <sub>GS</sub> = 0V  |
|  | IRFF131<br>IRFF133 | 60   | -    | -    | V     | I <sub>D</sub> = 250μA  |
| V <sub>GS(th)</sub> Gate Threshold Voltage                     | ALL                | 2.0  | -    | 4.0  | V     | V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250μA  |
| I <sub>GSS</sub> Gate-Source Leakage Forward                   | ALL                | -    | -    | 100  | nA    | V <sub>GS</sub> = 20V   |
| I <sub>GSS</sub> Gate-Source Leakage Reverse                   | ALL                | -    | -    | -100 | nA    | V <sub>GS</sub> = -20V  |
| I <sub>DSS</sub> Zero Gate Voltage Drain Current               | ALL                | -    | -    | 250  | μA    | V <sub>DS</sub> = Max. Rating, V <sub>GS</sub> = 0V   |
|  |                    | -    | -    | 1000 | μA    | V <sub>DS</sub> = Max. Rating x 0.8, V <sub>GS</sub> = 0V, T <sub>C</sub> = 125°C   |
| I <sub>D(on)</sub> On-State Drain Current ②                    | IRFF130<br>IRFF131 | 8.0  | -    | -    | A     | V <sub>DS</sub> > I <sub>D(on)</sub> x R <sub>DS(on)</sub> max., V <sub>GS</sub> = 10V  |
|  | IRFF132<br>IRFF133 | 7.0  | -    | -    | A     |   |
| R <sub>DS(on)</sub> Static Drain-Source On State Resistance ②  | IRFF130<br>IRFF131 | -    | 0.14 | 0.18 | Ω     | V <sub>GS</sub> = 10V, I <sub>D</sub> = 4.0A  |
|  | IRFF132<br>IRFF133 | -    | 0.20 | 0.25 | Ω     |   |
| g <sub>fs</sub> Forward Transconductance ②                     | ALL                | 4.0  | 5.5  | -    | S (Ω) | V <sub>DS</sub> > I <sub>D(on)</sub> x R <sub>DS(on)</sub> max., I <sub>D</sub> = 4.0A  |
| C <sub>iss</sub> Input Capacitance                             | ALL                | -    | 600  | 800  | pF    | V <sub>GS</sub> = 0V, V <sub>DS</sub> = 25V, f = 1.0 MHz  |
| C <sub>oss</sub> Output Capacitance                            | ALL                | -    | 300  | 500  | pF    | See Fig 10  |
| C <sub>rss</sub> Reverse Transfer Capacitance                  | ALL                | -    | 100  | 150  | pF    |   |
| t <sub>d(on)</sub> Turn On Delay Time                          | ALL                | -    | 30   | 50   | ns    | V <sub>DD</sub> = 0.5 BV <sub>DSS</sub> , I <sub>D</sub> = 4.0A, Z <sub>o</sub> = 50Ω   |
| t <sub>r</sub> Rise Time                                       | ALL                | -    | 80   | 150  | ns    | See Fig 17  |
| t <sub>d(off)</sub> Turn Off Delay Time                        | ALL                | -    | 50   | 100  | ns    | (MOSFET switching times are essentially independent of operating temperature.)  |
| t <sub>f</sub> Fall Time                                       | ALL                | -    | 80   | 150  | ns    |   |
| Q <sub>g</sub> Total Gate Charge (Gate-Source Plus Gate-Drain) | ALL                | -    | 18   | 30   | nC    | V <sub>GS</sub> = 10V, I <sub>D</sub> = 18A, V <sub>DS</sub> = 0.8 Max. Rating. See Fig 18 for test circuit. (Gate charge is essentially independent of operating temperature.) |
| Q <sub>gs</sub> Gate-Source Charge                             | ALL                | -    | 9.0  | -    | nC    |   |
| Q <sub>gd</sub> Gate-Drain ("Miller") Charge                   | ALL                | -    | 9.0  | -    | nC    |   |
| L <sub>D</sub> Internal Drain Inductance                       | ALL                | -    | 5.0  | -    | nH    | Measured from the drain lead, 5mm (0.2 in.) from header to center of die.   |
| L <sub>S</sub> Internal Source Inductance                      | ALL                | -    | 15   | -    | nH    | Measured from the source lead, 5mm (0.2 in.) from header to source bonding pad.   |



Thermal Resistance

|                                       |     |   |   |     |      |                    |
|---------------------------------------|-----|---|---|-----|------|--------------------|
| R <sub>thJC</sub> Junction-to-Case    | ALL | - | - | 5.0 | °C/W |                    |
| R <sub>thJA</sub> Junction-to-Ambient | ALL | - | - | 175 | °C/W | Free Air Operation |

Source-Drain Diode Ratings and Characteristics

|   |                    |  |     |     |    |  |
|---|--------------------|--|-----|-----|----|--|
| I <sub>S</sub> Continuous Source Current (Body Diode) | IRFF130<br>IRFF131 | -  | -   | 8.0 | A  | Modified MOSFET symbol showing the integral reverse P-N junction rectifier.  |
|   | IRFF132<br>IRFF133 | -  | -   | 7.0 | A  |  |
| I <sub>SM</sub> Pulse Source Current (Body Diode) ③   | IRFF130<br>IRFF131 | -  | -   | 32  | A  |  |
|   | IRFF132<br>IRFF133 | -  | -   | 28  | A  |  |
| V <sub>SD</sub> Diode Forward Voltage ②               | IRFF130<br>IRFF131 | -  | -   | 2.5 | V  | T <sub>C</sub> = 25°C, I <sub>S</sub> = 8.0A, V <sub>GS</sub> = 0V           |
|   | IRFF132<br>IRFF133 | -  | -   | 2.3 | V  | T <sub>C</sub> = 25°C, I <sub>S</sub> = 7.0A, V <sub>GS</sub> = 0V           |
| t <sub>rr</sub> Reverse Recovery Time                 | ALL                | -  | 300 | -   | ns | T <sub>J</sub> = 150°C, I <sub>F</sub> = 8.0A, dI <sub>F</sub> /dt = 100A/μs |
| Q <sub>RR</sub> Reverse Recovered Charge              | ALL                | -  | 1.5 | -   | μC | T <sub>J</sub> = 150°C, I <sub>F</sub> = 8.0A, dI <sub>F</sub> /dt = 100A/μs |
| t <sub>on</sub> Forward Turn on Time                  | ALL                | Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L <sub>S</sub> + L <sub>D</sub> . |     |     |    |  |

① T<sub>J</sub> = 25°C to 150°C. ② Pulse Test: Pulse width < 300μs, Duty Cycle < 2%. ③ Repetitive Rating Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Fig. 5).

IRFF130, IRFF131, IRFF132, IRFF133




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Transfer Characteristics




Fig. 3 - Typical Saturation Characteristics




Fig. 4 - Maximum Safe Operating Area




Fig. 5 - Maximum Effective Transient Thermal Impedance, Junction-to-Case Vs. Pulse Duration

IRFF130, IRFF131, IRFF132, IRFF133




Fig. 6 - Typical Transconductance Vs. Drain Current




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 8 - Breakdown Voltage Vs. Temperature




Fig. 9 - Normalized On-Resistance Vs. Temperature




Fig. 10 - Typical Capacitance Vs. Drain-to-Source Voltage




Fig. 11 - Typical Gate Charge Vs. Gate-to-Source Voltage

IRFF130, IRFF131, IRFF132, IRFF133




Fig. 12 - Typical On-Resistance Vs. Drain Current




Fig. 13 - Maximum Drain Current Vs. Case Temperature




Fig. 14 - Power Vs. Temperature Derating Curve




Fig. 15 - Clamped Inductive Test Circuit




Fig. 16 - Clamped Inductive Waveforms




Fig. 17 - Switching Time Test Circuit




Fig. 18 - Gate Charge Test Circuit