

VDSD1-SIP Series Dc-Dc Converter

Rev. 11-2005

Description

Designed to convert fixed voltages into an isolated voltage, the VDSD1-SIP series is well suited for providing board-mount local supplies in a wide range of applications, including mixed analog/digital circuits, test & measurement equip., process/machine controls, datacom/telecom fields, etc...

The semi-regulated output can be followed by 3-terminal regulators to provide output protection, in addition to output regulation.

Features

- Isolated 1 W output
- •Temperature range: -40°C~+85°C
- available in -55°C~+125°C
- Unregulated
- High efficiency to 80%
- ·Dual independent voltage output
- ·Small footprint
- ·SIP package style
- -Industry standard pinout
- ·UL94-V0 package ·No heatsink required
- •No neatsink requ
- •1K Vdc isolation
- •Power density 0.85 W/cm³ •No external component required
- Low cost



Model	Input	Voltage	Output	Output C	Current		Package
Number	Nominal	Range	Voltage	Max.	Min.	Efficiency	Style
VDSD1-S5-DI5-SIP	5 Vdc	4.5~5.5 Vdc	5, 5 Vdc	100, 100 mA	10, 10 mA	72%	SIP
VDSD1-S5-DI9-SIP	5 Vdc	4.5~5.5 Vdc	9, 9 Vdc	56, 56 mA	6, 6 mA	75%	SIP
VDSD1-S5-DI12-SIP	5 Vdc	4.5~5.5 Vdc	12, 12 Vdc	42, 42 mA	5, 5 mA	78%	SIP
VDSD1-S5-DI15-SIP	5 Vdc	4.5~5.5 Vdc	15, 15 Vdc	33, 33 mA	4, 4 mA	78%	SIP
VDSD1-S12-DI5-SIP	12 Vdc	10.8~13.2 Vdc	5, 5 Vdc	100, 100 mA	10, 10 mA	74%	SIP
VDSD1-S12-DI9-SIP	12 Vdc	10.8~13.2 Vdc	9, 9 Vdc	56, 56 mA	6, 6 mA	75%	SIP
VDSD1-S12-DI12-SIP	12 Vdc	10.8~13.2 Vdc	12, 12 Vdc	42, 42 mA	5, 5 mA	79%	SIP
VDSD1-S12-DI15SIP	12 Vdc	10.8~13.2 Vdc	15, 15 Vdc	33, 33 mA	4, 4 mA	79%	SIP
VDSD1-S15-DI5SIP	15 Vdc	14.25~15.75 Vdc	5, 5 Vdc	100, 100 mA	10, 10 mA	74%	SIP
VDSD1-S15-DI9-SIP	15 Vdc	14.25~15.75 Vdc	9, 9 Vdc	56, 56 mA	6, 6 mA	75%	SIP
VDSD1-S15-DI12-SIP	15 Vdc	14.25~15.75 Vdc	12, 12 Vdc	42, 42 mA	5, 5 mA	79%	SIP
VDSD1-S15-DI15-SIP	15 Vdc	14.25~15.75 Vdc	15, 15 Vdc	33, 33 mA	4, 4 mA	79%	SIP
VDSD1-S24-DI5-SIP	24 Vdc	21.6~26.4 Vdc	5, 5 Vdc	100, 100 mA	10, 10 mA	74%	SIP
VDSD1-S24-DI9-SIP	24 Vdc	21.6~26.4 Vdc	9, 9 Vdc	56, 56 mA	6, 6 mA	76%	SIP
VDSD1-S24-DI12-SIP	24 Vdc	21.6~26.4 Vdc	12, 12 Vdc	42, 42 mA	5, 5 mA	79%	SIP
VDSD1-S24-DI15-SIP	24 Vdc	21.6~26.4 Vdc	15, 15 Vdc	33, 33 mA	4, 4 mA	80%	SIP

Output Specifications

Item	Test conditions	Min.	Тур.	Max.	Units
Output power		0.1		1	W
Line Regulation	For Vin change of 1%			1.2%	
Load Regulation	10% to 100% full load		10%	15%	
Output voltage accuracy	See tolerance envelop	e graph			
Temperature drift	@ 100% load			0.03	%/°C
Output ripple	20 MHz Bandwidth		50	75	mVp-p
Switching frequency	Full load, nominal inpu	ut 100K	150K	200K	Hz

Notes:

- 1. All specifications measured at TA=25°C, humidity <75%, nominal input voltage and rated output load unless otherwise specified.
- 2. For extended temperature version, add -M to the model #, e.g. VDSD1-S5-DI5-SIP-M.




General Specifications

Short circuit protection		<1 second
Temperature rise at full load		25°C Max, 15°C Typ.
Cooling		Free air convection
Operating temperature range	for regular version	-40°C to +85°C
	for extended temp. version	-55°C to +125°C
Storage temperature range		-55°C to +125°C
Soldering temperature		300°C (1.5mm from case for 10 sec.)
Storage humidity range		<95%
Case material		Plastic (UL94-V0)
MTBF		>1,000,000 hrs.
Burn-in Full load at +85°C, for 4 hours at no-load and 4 hours at full load.		


Isolation Specifications

Item	Test Conditions	Min.	Тур.	Max.	Units
Isolation Voltage	Tested for 1 min.	1000			Vdc
Insulation Resistance	Test at 500 Vdc	1000			MΩ

Typical Characteristics



Outline Dimensions & Recommended Layout Pattern



Note: All Pins on a 2.54mm pitch; All Pin diameters are 0.50 mm; all dimensions in mm.

2/3



Rev. 11-2005

Application Notes:

- Input filtering

To reduce the reflected ripple current and minimize EMI, especially when the converter input is more than 2" away from the DC source, it is recommended to connect a low ESR electrolytic capacitor between Vin and Gnd. The values suggested are as shown in Table 1. If additional filtering is required, the capacitance may be increased, or expanded to an LC network as shown in Figure 1.

Table 1

Input Voltage	External Input Capacitance
5 V	4.7 µF
12 V	2.2 µF
15 V	2.2 µF
24 V	1.0 µF


- Output filtering

An output capacitor is needed to meet output ripple requirements as shown in Table 2.

Output capacitance may be increased for additional filtering, but should not exceed $10\mu F$ or expanded to an LC network as in Figure 1.

Table 2

Vout	External Ouput Capacitance
5 V	10 µF
9 V	4.7 μF
12 V	2.2 μF
15 V	1 µF
24 V	0.47 µF



- Minimum loading

The converter needs a minimum of 10% loading to maintain output regulation. Operation under no-load conditions will not cause immediate damages but may reduce reliability, and cause performance not to meet specifications.

- Regulation

With a semi-regulated design, the converter's output voltage varies with load current and will change proportionally to the input voltage. If regulated output is needed, an external regulator can be used as shown in Figure 2.

- Protection

The converter has minimal protection against input over-voltage or output over-load, and may be permanently damaged if exposed to these conditions. An input clamping device can be used for input voltage limiting. An input fuse or an output fuse can also be used to protect against over-loading.

- External Regulator

An external 3-terminal regulator can be connected to the output of the converter to achieve full regulation. Make sure the converter's output voltage provides sufficient head room for the regulator. An additional benefit is that the built-in protection features in the regulator, such as OCP, OTP, etc, will protect the converter also. In a complimentory supply, a negative output regulator must be used to achieve the negative regulated output.

