


K1528D Series

14 DIP, 5.0 Volt, CMOS, VCXO





- Former **Champion TECHNOLOGIES, INC.** Product
- Phase-Locked Loops (PLL's), Clock Recovery, Reference Signal Tracking, Synthesizers, Frequency Modulation/Demodulation


Ordering Information		K1528D				X	X	X	X	00.0000 MHz
Product Series	_____	_____	_____	_____	_____	_____	_____	_____	_____	_____
Model Selection	_____	_____	_____	_____	_____	_____	_____	_____	_____	_____
B:	±100 - ±150 ppm Pull									
D:	±60 - ±110 ppm Pull									
Symmetry/Logic Compatibility	_____	_____	_____	_____	_____	_____	_____	_____	_____	_____
Blank:	CMOS 40%/60%									
S:	CMOS 45%/55%									
Temperature Range	_____	_____	_____	_____	_____	_____	_____	_____	_____	_____
Blank:	0°C to +70°C									
M:	-40°C to +85°C									
Tri-State Option	_____	_____	_____	_____	_____	_____	_____	_____	_____	_____
Blank:	No Tristate									
E:	Tristate Option									
Frequency (customer specified)	_____	_____	_____	_____	_____	_____	_____	_____	_____	_____



All dimensions in inches [mm].



OPTIONAL 6-PIN PACKAGE WITH TRISTATE



Pin Connections

PIN	FUNCTION
1	Voltage Control
7	Ground/Case Ground
8	Output
14	+Vdd

PARAMETER	Symbol	Min.	Typ.	Max.	Units	Condition/Notes
Frequency Range	F	35		105	MHz	
Operating Temperature	T _A	(See Ordering Information)				
Storage Temperature	T _S	-40		+125	°C	
Frequency Stability Overall	ΔF/F	Inclusive of Calibration, Temperature, Voltage, Load, and Aging				
0°C to +70°C				±25	ppm	
-40°C to +85°C				±50	ppm	
Aging 1st Year		-5		+5	ppm	
Thereafter (per year)		-2		+2	ppm	
Pullability/APR		(See Ordering Information)				
Control Voltage	V _c	0.5	2.5	4.5	V	
Linearity				15	%	Positive Monotonic Slope
Modulation Bandwidth	f _m	20			kHz	±3dB
Input Impedance	Z _{in}	50k			Ohms	@ 10 kHz
Input Voltage	V _{dd}	4.75	5.0	5.25	V	
Input Current	I _{dd}			40	mA	
Output Type						HCMOS/TTL
Load		5 TTL or 15 pF HCMOS				
Symmetry (Duty Cycle)		(See Ordering Information)				
Logic "1" Level	V _{oh}	4.5			V	
Logic "0" Level	V _{ol}			0.5	V	
Output Current				±16	mA	
Rise/Fall Time	T _r /T _f			4	ns	
Start up Time				10	ms	
Phase Jitter @ 40 MHz	φ _J		2		ps RMS	Integrated 12 kHz - 20 MHz
Phase Noise (Typical) @ 40 MHz		100 Hz	1 kHz	10 kHz	100 kHz	Offset from carrier
		-65	-95	-115	-120	-140
						dBc/Hz

1. TTL load - see load circuit diagram #1 on page 116. HCMOS load - see load circuit diagram #2 on page 116.
2. Symmetry is measured at 1.4 V with TTL load, and at 50% V_{dd} with HCMOS load.

MtronPTI reserves the right to make changes to the product(s) and service(s) described herein without notice. No liability is assumed as a result of their use or application.

Please see www.mtronpti.com for our complete offering and detailed datasheets. Contact us for your application specific requirements: MtronPTI 1-800-762-8800.