

OKI Semiconductor

MSC23T/D1721C-xxBS20

1,048,576-Word × 72-Bit DRAM MODULE : FAST PAGE MODE TYPE

DESCRIPTION

The OKI MSC23T/D1721C-xxBS20 is a fully decoded 1,048,576-word × 72-bit CMOS Dynamic Random Access Memory Module composed of sixteen 4-Mb DRAMs (1M × 4) and four 2-Mb DRAMs (1M × 2) in TSOP or SOJ packages mounted with twenty decoupling capacitors on an 168-pin glass epoxy dual-inline package supports any application where high density and large capacity of storage memory are required.

FEATURES





- 1-Meg × 72-bit (8 Byte Parity) organization
- 4-Mb DRAMs package
MSC23T1721C-xxBS20 : TSOP
MSC23D1721C-xxBS20 : SOJ
- Single 5 V supply ±10% tolerance
- Access times : 60, 70, 80 ns
- Input : TTL compatible
- Output : TTL compatible, 3-state
- Buffered inputs (except $\overline{\text{RAS}}$, $\overline{\text{DQ}}$'s)
- 4 Byte interleave enabled, dual address 0 input (A0/B0)
- Refresh : 1024 cycles/16 ms
- $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ hidden refresh, $\overline{\text{RAS}}$ -only refresh capability
- Multi-bit test mode capability
- Fast Page Mode capability

PRODUCT FAMILY





Family	Access Time (Max.)				Cycle Time (Min.)	Power Dissipation	
	t_{RAC}	t_{AA}	t_{CAC}	t_{OEA}		Operating (Max.)	Standby (Max.)
MSC23T/D1721C-60BS20	60 ns	36 ns	20 ns	20 ns	110 ns	11220 mW	143 mW (MOS level)
MSC23T/D1721C-70BS20	70 ns	41 ns	25 ns	25 ns	130 ns	10120 mW	
MSC23T/D1721C-80BS20	80 ns	46 ns	25 ns	25 ns	150 ns	9020 mW	

PIN CONFIGURATION

MSC23T1721C-xxBS20



MSC23D1721C-xxBS20



Front Side

Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name
1	V _{SS}	18	V _{CC}	35	A4	52	DQ18	69	DQ28
2	DQ0	19	DQ14	36	A6	53	DQ19	70	DQ29
3	DQ1	20	DQ15	37	A8	54	V _{SS}	71	DQ30
4	DQ2	21	DQ16	38	NC	55	DQ20	72	DQ31
5	DQ3	22	DQ17	39	NC	56	DQ21	73	V _{CC}
6	V _{CC}	23	V _{SS}	40	V _{CC}	57	DQ22	74	DQ32
7	DQ4	24	NC	41	NC	58	DQ23	75	DQ33
8	DQ5	25	NC	42	NC	59	V _{CC}	76	DQ34
9	DQ6	26	V _{CC}	43	V _{SS}	60	DQ24	77	DQ35
10	DQ7	27	$\overline{\text{WE0}}$	44	$\overline{\text{OE2}}$	61	NC	78	V _{SS}
11	DQ8	28	$\overline{\text{CAS0}}$	45	$\overline{\text{RAS2}}$	62	NC	79	PD1
12	V _{SS}	29	$\overline{\text{CAS2}}$	46	$\overline{\text{CAS4}}$	63	NC	80	PD3
13	DQ9	30	$\overline{\text{RAS0}}$	47	$\overline{\text{CAS6}}$	64	NC	81	PD5
14	DQ10	31	$\overline{\text{OE0}}$	48	$\overline{\text{WE2}}$	65	DQ25	82	PD7
15	DQ11	32	V _{SS}	49	V _{CC}	66	DQ26	83	ID0
16	DQ12	33	A0	50	NC	67	DQ27	84	V _{CC}
17	DQ13	34	A2	51	NC	68	V _{SS}		

Back Side


Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name
85	V _{SS}	102	V _{CC}	119	A5	136	DQ54	153	DQ64
86	DQ36	103	DQ50	120	A7	137	DQ55	154	DQ65
87	DQ37	104	DQ51	121	A9	138	V _{SS}	155	DQ66
88	DQ38	105	DQ52	122	NC	139	DQ56	156	DQ67
89	DQ39	106	DQ53	123	NC	140	DQ57	157	V _{CC}
90	V _{CC}	107	V _{SS}	124	V _{CC}	141	DQ58	158	DQ68
91	DQ40	108	NC	125	NC	142	DQ59	159	DQ69
92	DQ41	109	NC	126	B0	143	V _{CC}	160	DQ70
93	DQ42	110	V _{CC}	127	V _{SS}	144	DQ60	161	DQ71
94	DQ43	111	NC	128	NC	145	NC	162	V _{SS}
95	DQ44	112	$\overline{\text{CAS1}}$	129	NC	146	NC	163	PD2
96	V _{SS}	113	$\overline{\text{CAS3}}$	130	$\overline{\text{CAS5}}$	147	NC	164	PD4
97	DQ45	114	NC	131	$\overline{\text{CAS7}}$	148	NC	165	PD6
98	DQ46	115	NC	132	$\overline{\text{PDE}}$	149	DQ61	166	PD8
99	DQ47	116	V _{SS}	133	V _{CC}	150	DQ62	167	ID1
100	DQ48	117	A1	134	NC	151	DQ63	168	V _{CC}
101	DQ49	118	A3	135	NC	152	V _{SS}		

Presence Detect Pins

Pin No.	Pin Name	MSC23T/D1721C -60BS20	MSC23T/D1721C -70BS20	MSC23T/D1721C -80BS20
79	PD1	V _{OL}	V _{OL}	V _{OL}
163	PD2	V _{OL}	V _{OL}	V _{OL}
80	PD3	V _{OH}	V _{OH}	V _{OH}
164	PD4	V _{OL}	V _{OL}	V _{OL}
81	PD5	V _{OL}	V _{OL}	V _{OL}
165	PD6	V _{OH}	V _{OL}	V _{OH}
82	PD7	V _{OH}	V _{OH}	V _{OL}
166	PD8	V _{OH}	V _{OH}	V _{OH}
83	ID0	NC	NC	NC
167	ID1	V _{SS}	V _{SS}	V _{SS}

Note: PD1 - PD8 (Buffered Output)

BLOCK DIAGRAM



ELECTRICAL CHARACTERISTICS**Absolute Maximum Ratings**

Parameter	Symbol	Rating	Unit
Voltage on Any Pin Relative to V _{SS}	V _{IN} , V _{OUT}	-1.0 to 7.0	V
Voltage V _{CC} Supply Relative to V _{SS}	V _{CC}	-1.0 to 7.0	V
Short Circuit Output Current	I _{OS}	50	mA
Power Dissipation	P _D	20	W
Operating Temperature	T _{opr}	0 to 70	°C
Storage Temperature	T _{stg}	-40 to 125	°C

Note: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions(T_a = 0°C to 70°C)

Parameter	Symbol	Min.	Typ.	Max.	Unit
Power Supply Voltage	V _{CC}	4.5	5.0	5.5	V
	V _{SS}	0	0	0	V
Input High Voltage	V _{IH}	2.4	—	6.5	V
Input Low Voltage	V _{IL}	-1.0	—	0.8	V

Capacitance(T_a = 25°C, f = 1 MHz)

Parameter	Symbol	Typ.	Max.	Unit
Input Capacitance (A0 - A9, B0)	C _{IN1}	—	10	pF
Input Capacitance (RAS0, RAS2)	C _{IN2}	—	80	pF
Input Capacitance (CAS0 - CAS7, WE0, WE2, OE0, OE2)	C _{IN3}	—	10	pF
I/O Capacitance (DQ0 - DQ71)	C _{DQ}	—	13	pF

Note: Capacitance measured with Boonton Meter.

DC Characteristics

(V_{CC} = 5 V ±10%, T_a = 0°C to 70°C)

Parameter	Symbol	Condition	MSC23T/D1721C						Unit	Note
			-60BS20		-70BS20		-80BS20			
			Min.	Max.	Min.	Max.	Min.	Max.		
Input Leakage Current	I _{LI}	0 V ≤ V _I ≤ 6.5 V; All other pins not under test = 0 V	-100	100	-100	100	-100	100	μA	
Output Leakage Current	I _{LO}	D _{OUT} disable 0 V ≤ V _O ≤ 5.5 V	-10	10	-10	10	-10	10	μA	
Output High Voltage	V _{OH}	I _{OH} = -5.0 mA	2.4	V _{CC}	2.4	V _{CC}	2.4	V _{CC}	V	
Output Low Voltage	V _{OL}	I _{OL} = 4.2 mA	0	0.4	0	0.4	0	0.4	V	
Average Power Supply Current (Operating)	I _{CC1}	RAS, CAS cycling, t _{RC} = Min.	—	2040	—	1840	—	1640	mA	1, 2
Power Supply Current (Standby)	I _{CC2}	RAS, CAS = V _{IH}	—	46	—	46	—	46	mA	1
		RAS, CAS ≥ V _{CC} - 0.2 V	—	26	—	26	—	26	mA	1
Average Power Supply Current (RAS-only Refresh)	I _{CC3}	RAS cycling, CAS = V _{IH} , t _{RC} = Min.	—	2040	—	1840	—	1640	mA	1, 2
Average Power Supply Current (CAS before RAS Refresh)	I _{CC6}	RAS cycling, CAS before RAS, t _{RC} = Min.	—	2040	—	1840	—	1640	mA	1, 2
Average Power Supply Current (Fast Page Mode)	I _{CC7}	RAS = V _{IL} , CAS cycling, t _{PC} = Min.	—	1680	—	1460	—	1280	mA	1, 3

- Notes: 1. Specified values are obtained with the output open.
 2. Address can be changed once or less while RAS = V_{IL}.
 3. Address can be changed once or less while CAS = V_{IH}.

AC Characteristics (1/2)

(V_{CC} = 5 V ±10%, T_a = 0°C to 70°C) Note 1,2,3,11,12

Parameter	Symbol	MSC23T/D1721C-60BS20		MSC23T/D1721C-70BS20		MSC23T/D1721C-80BS20		Unit	Note
		Min.	Max.	Min.	Max.	Min.	Max.		
		Random Read or Write Cycle Time	t _{RC}	110	—	130	—		
Read Modify Write Cycle Time	t _{RWC}	155	—	185	—	205	—	ns	
Fast Page Mode Cycle Time	t _{PC}	40	—	45	—	50	—	ns	
Fast Page Mode Read Modify Write Cycle Time	t _{PRWC}	84	—	99	—	104	—	ns	
Access Time from RAS	t _{RAC}	—	60	—	70	—	80	ns	4, 5, 6
Access Time from CAS	t _{CAC}	—	20	—	25	—	25	ns	4, 5
Access Time from Column Address	t _{AA}	—	36	—	41	—	46	ns	4, 6
Access Time from OE	t _{OEa}	—	20	—	25	—	25	ns	4
Access Time from CAS Precharge	t _{CPA}	—	40	—	45	—	50	ns	4
Output Low Impedance Time from CAS	t _{CLZ}	0	—	0	—	0	—	ns	4
Output Buffer Turn-off Delay Time	t _{OFF}	2	20	2	25	2	25	ns	7
OE to Data Output Buffer Turn-off Delay Time	t _{OEZ}	2	20	2	25	2	25	ns	7
Transition Time	t _r	3	50	3	50	3	50	ns	3
Refresh Period	t _{REF}	—	16	—	16	—	16	ms	
RAS Precharge Time	t _{RP}	40	—	50	—	60	—	ns	
RAS Pulse Width	t _{RAS}	60	10K	70	10K	80	10K	ns	
RAS Pulse Width (Fast Page Mode)	t _{RASP}	60	100K	70	100K	80	100K	ns	
RAS Hold Time	t _{RSH}	20	—	25	—	25	—	ns	
RAS Hold Time referenced to OE	t _{ROH}	20	—	25	—	25	—	ns	
CAS Precharge Time	t _{CP}	10	—	10	—	10	—	ns	
CAS Pulse Width	t _{CAS}	15	10K	20	10K	20	10K	ns	
CAS Hold Time	t _{CSH}	58	—	68	—	78	—	ns	
CAS to RAS Precharge Time	t _{CRP}	10	—	10	—	10	—	ns	
RAS to CAS Delay Time	t _{RCD}	18	40	18	45	18	55	ns	5
RAS to Column Address Delay Time	t _{RAD}	13	24	13	29	13	34	ns	6
Row Address Set-up Time	t _{ASR}	6	—	6	—	6	—	ns	
Row Address Hold Time	t _{RAH}	8	—	8	—	8	—	ns	
Column Address Set-up Time	t _{ASC}	2	—	2	—	2	—	ns	
Column Address Hold Time	t _{CAH}	17	—	17	—	17	—	ns	
Column Address Hold Time from RAS	t _{AR}	50	—	55	—	60	—	ns	
Column Address to RAS Lead Time	t _{RAL}	36	—	41	—	46	—	ns	

AC Characteristics (2/2)

(V_{CC} = 5 V ±10%, T_a = 0°C to 70°C) Note 1,2,3,11,12

Parameter	Symbol	MSC23T/D1721C-60BS20		MSC23T/D1721C-70BS20		MSC23T/D1721C-80BS20		Unit	Note
		Min.	Max.	Min.	Max.	Min.	Max.		
		Read Command Set-up Time	t _{RCS}	2	—	2	—		
Read Command Hold Time	t _{RCH}	2	—	2	—	2	—	ns	8
Read Command Hold Time referenced to RAS	t _{RRH}	2	—	2	—	2	—	ns	8
Write Command Set-up Time	t _{WCS}	2	—	2	—	2	—	ns	9
Write Command Hold Time	t _{WCH}	12	—	12	—	12	—	ns	
Write Command Hold Time from RAS	t _{WCR}	45	—	50	—	60	—	ns	
Write Command Pulse Width	t _{WP}	10	—	10	—	10	—	ns	
OE Command Hold Time	t _{OEH}	17	—	22	—	22	—	ns	
Write Command to RAS Lead Time	t _{RWL}	20	—	25	—	25	—	ns	
Write Command to CAS Lead Time	t _{CWL}	17	—	22	—	22	—	ns	
Data-in Set-up Time	t _{DS}	-2	—	-2	—	-2	—	ns	10
Data-in Hold Time	t _{DH}	20	—	20	—	20	—	ns	10
Data-in Hold Time from RAS	t _{DHR}	50	—	55	—	60	—	ns	
OE to Data-in Delay Time	t _{OED}	20	—	25	—	25	—	ns	
CAS to WE Delay Time	t _{CWD}	40	—	50	—	50	—	ns	9
RAS to WE Delay Time	t _{RWD}	80	—	95	—	105	—	ns	9
Column Address to WE Delay Time	t _{AWD}	56	—	66	—	71	—	ns	9
CAS Precharge to WE Delay Time	t _{CPWD}	57	—	67	—	72	—	ns	9
CAS Active Delay Time from RAS Precharge	t _{RPC}	3	—	3	—	3	—	ns	
RAS to CAS Set-up Time (CAS before RAS)	t _{CSR}	10	—	10	—	10	—	ns	
RAS to CAS Hold Time (CAS before RAS)	t _{CHR}	8	—	8	—	8	—	ns	
CAS Precharge Time (Refresh Counter Test)	t _{CPT}	30	—	35	—	40	—	ns	
WE to RAS Precharge Time (CAS before RAS)	t _{WRP}	15	—	15	—	15	—	ns	
WE Hold Time from RAS (CAS before RAS)	t _{WRH}	8	—	8	—	8	—	ns	
RAS to WE Set-up Time (Test Mode)	t _{WTS}	10	—	10	—	10	—	ns	
RAS to WE Hold Time (Test Mode)	t _{WTH}	10	—	10	—	10	—	ns	
PDE to PD Data Output Delay Time	t _{RPD}	—	10	—	10	—	10	ns	
PDE to PD Data Output Buffer Turn-off Delay Time	t _{FDP}	2	—	2	—	2	—	ns	

- Notes:
1. A start-up delay of 200 μ s is required after power-up, followed by a minimum of eight initialization cycles ($\overline{\text{RAS}}$ -only refresh or $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh) before proper device operation is achieved.
When using the internal refresh counter, a minimum of eight $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ initialization cycles is required.
 2. AC measurement assume $t_r = 5$ ns.
 3. V_{IH} (Min.) and V_{IL} (Max.) are reference levels for measuring input timing signals. Transition times are measured between V_{IH} and V_{IL} .
 4. This parameter is measured with a load circuit equivalent to 2 TTL loads and 100 pF.
 5. Operation within the t_{RCD} (Max.) limit ensures that t_{RAC} (Max.) can be met. t_{RCD} (Max.) is specified as a reference point only. If t_{RCD} is greater than the specified t_{RCD} (Max.) limit, access time is controlled by t_{CAC} .
 6. Operation within the t_{RAD} (Max.) limit ensures that t_{RAC} (Max.) can be met. t_{RAD} (Max.) is specified as a reference point only. If t_{RAD} is greater than the specified t_{RAD} (Max.) limit, access time is controlled by t_{AA} .
 7. t_{OFF} (Max.) and t_{OEZ} (Max.) define the time at which the output achieves an open circuit condition and are not referenced to output voltage levels.
 8. t_{RCH} or t_{RRH} must be satisfied for a read cycle.
 9. t_{WCS} , t_{CWD} , t_{RWD} , t_{AWD} and t_{CPWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If $t_{WCS} \geq t_{WCS}$ (Min.), the cycle is an early write cycle and the data output pin will remain in a high impedance state throughout the entire cycle. If $t_{CWD} \geq t_{CWD}$ (Min.), $t_{RWD} \geq t_{RWD}$ (Min.), $t_{AWD} \geq t_{AWD}$ (Min.) and $t_{CPWD} \geq t_{CPWD}$ (Min.), the cycle is a read modify write cycle and the data output pin will contain data read from the selected cell. If neither conditions is satisfied, the data output logic state (at access time) is undefined.
 10. These parameters are referenced to $\overline{\text{CAS}}$ leading edge in an early write cycle, and to $\overline{\text{WE}}$ leading edge in an $\overline{\text{OE}}$ control write cycle or a read modify write cycle.
 11. The test mode is initiated by performing a $\overline{\text{WE}}$ and $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycle. This mode is latched and remains in effect until the exit cycle is generated. The test mode specified in this data sheet is a 2-bit parallel test function. CA0 is not used. In a read cycle, if all internal bits are equal, the DQ pin will indicate a high level. If any internal bits are not equal, the DQ pin will indicate a low level. The test mode is cleared and the memory device returned to its normal operating state by performing a $\overline{\text{RAS}}$ -only refresh cycle or a $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycle.
 12. In a test mode read cycle, the access time parameters are delayed by 5 ns. The test mode parameters are obtained by adding 5 ns to the normal read cycle values.

See ADDENDUM G for AC Timing Waveforms