

256K x 1 Static RAM

Features

- High speed
 - 12 ns
- CMOS for optimum speed/power
- Low active power
 - 880 mW
- Low standby power
 - 220 mW
- TTL-compatible inputs and outputs
- Automatic power-down when deselected

Functional Description

The CY7C197 is a high-performance CMOS static RAM organized as 256K words by 1 bit. Easy memory expansion is provided by an active LOW chip enable (CE) and three-state drivers. The CY7C197 has an automatic power-down feature, reducing the power consumption by 75% when deselected.

Writing to the device is accomplished when the chip enable (CE) and write enable (WE) inputs are both LOW. Data on the input pin (D_{IN}) is written into the memory


location specified on the address pins (A₀ through A₁₇).

Reading the device is accomplished by taking chip enable (CE) LOW while write enable (WE) remains HIGH. Under these conditions the contents of the memory location specified on the address pins will appear on the data output (D_{OUT}) pin.



The output pin stays in a high-impedance state when chip enable (CE) is HIGH or write enable (WE) is LOW.

The CY7C197 utilizes a die coat to ensure alpha immunity.

Logic Block Diagram



Pin Configurations



Selection Guide

	7C197-12	7C197-15	7C197-20	7C197-25	7C197-35	7C197-45
Maximum Access Time (ns)	12	15	20	25	35	45
Maximum Operating Current (mA)	150	140	135	95	95	
Commercial						
Military		160	150	105	105	105
Maximum Standby Current (mA)	30	30	30	30	30	30

Shaded area contains preliminary information.



CYPRESS

CY7C197

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature	-65°C to +150°C
Ambient Temperature with Power Applied	-55°C to +125°C
Supply Voltage to Ground Potential (Pin 24 to Pin 12)	-0.5V to +7.0V
DC Voltage Applied to Outputs in High Z State ^[1]	-0.5V to V _{CC} + 0.5V
DC Input Voltage ^[1]	-0.5V to V _{CC} + 0.5V
Output Current into Outputs (LOW)	20 mA

Static Discharge Voltage >2001V
(per MIL-STD-883, Method 3015)

Latch-Up Current >200 mA

Operating Range

Range	Ambient Temperature	V _{CC}
Commercial	0°C to +70°C	5V ± 10%
Military ^[2]	-55°C to +125°C	5V ± 10%

2

Electrical Characteristics Over the Operating Range^[3]

Parameter	Description	Test Conditions		7C197-12		7C197-15		Unit
				Min.	Max.	Min.	Max.	
V _{OH}	Output HIGH Voltage	V _{CC} = Min., I _{OH} = -4.0 mA		2.4		2.4		V
V _{OL}	Output LOW Voltage	V _{CC} = Min.	I _{OL} = 12.0 mA	Com'l		0.4		V
			I _{OL} = 8.0 mA	Mil				V
V _{IH}	Input HIGH Voltage			2.2	V _{CC} + 0.3V	2.2	V _{CC} + 0.3V	V
V _{IL}	Input LOW Voltage ^[1]			-0.5	0.8	-0.5	0.8	V
I _{IX}	Input Load Current	GND ≤ V _I ≤ V _{CC}		-5	+5	-5	+5	µA
I _{OZ}	Output Leakage Current	GND ≤ V _O ≤ V _{CC} , Output Disabled		-5	+5	-5	+5	µA
I _{OS}	Output Short Circuit Current ^[4]	V _{CC} = Max., V _{OUT} = GND			-300		-300	mA
I _{CC}	V _{CC} Operating Supply Current	V _{CC} = Max., I _{OUT} = 0 mA, f = f _{MAX} = 1/t _{RC}	Com'l	150		140		mA
			Mil				160	
I _{SB1}	Automatic CE Power-Down Current—TTL Inputs ^[5]	Max. V _{CC} , CE ≥ V _{IH} , V _{IN} ≥ V _{IH} or V _{IN} ≤ V _{IL} , f = f _{MAX}		30		30		mA
I _{SB2}	Automatic CE Power-Down Current—CMOS Inputs ^[5]	Max. V _{CC} , CE ≥ V _{CC} - 0.3V, V _{IN} ≥ V _{CC} - 0.3V or V _{IN} < 0.3V	Com'l	10		10		mA
			Mil				15	

Shaded area contains preliminary information.

Notes:

1. V_(min.) = -2.0V for pulse durations of less than 20 ns.
2. T_A is the "instant on" case temperature.
3. See the last page of this specification for Group A subgroup testing information.
4. Not more than one output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
5. A pull-up resistor to V_{CC} on the CE input is required to keep the device deselected during V_{CC} power-up, otherwise I_{SB} will exceed values given.




Electrical Characteristics Over the Operating Range^[3] (continued)

Parameter	Description	Test Conditions		7C197-20		7C197-25, 35, 45		Unit
				Min.	Max.	Min.	Max.	
V _{OH}	Output HIGH Voltage	V _{CC} = Min., I _{OH} = -4.0 mA		2.4		2.4		V
V _{OL}	Output LOW Voltage	V _{CC} = Min.	I _{OL} = 8.0 mA	Mil		0.4		0.4 V
			I _{OL} = 12.0 mA	Com'l		0.4		0.4 V
V _{IH}	Input HIGH Voltage				2.2	V _{CC} + 0.3V	2.2	V _{CC} + 0.3V
V _{IL}	Input LOW Voltage ^[1]				-0.5	0.8	-0.5	0.8 V
I _{IX}	Input Load Current	GND ≤ V _I ≤ V _{CC}			-5	+5	-5	+5 μA
I _{OZ}	Output Leakage Current	GND ≤ V _O ≤ V _{CC} , Output Disabled			-5	+5	-5	+5 μA
I _{OS}	Output Short Circuit Current ^[4]	V _{CC} = Max., V _{OUT} = GND				-300		-300 mA
I _{CC}	V _{CC} Operating Supply Current	V _{CC} = Max., I _O = 0 mA, f = f _{MAX} = 1/t _{RC}	Com'l		135		95	mA
			Mil		150		105	
I _{SB1}	Automatic CE Power Down Current—TTL Inputs ^[5]	Max. V _{CC} , CE ≥ V _{IH} , V _{IN} ≥ V _{IH} or V _{IN} ≤ V _{IL} , f = f _{MAX}				30		30 mA
I _{SB2}	Automatic CE Power-Down Current—CMOS Inputs ^[5]	Max. V _{CC} , CE ≥ V _{CC} - 0.3V, V _{IN} ≥ V _{CC} - 0.3V or V _{IN} < 0.3V				15		15 mA

Capacitance^[6]

Parameter	Description	Test Conditions	Max.	Unit
C_{IN}	Input Capacitance	$T_A = 25^\circ C$, $f = 1 \text{ MHz}$, $V_{CC} = 5.0V$	8	pF
C_{OUT}	Output Capacitance		10	pF

AC Test Loads and Waveforms^[7]



Equivalent to: THÉVENIN EQUIVALENT

125Ω
OUTPUT •—————• 1.90V
Commercial

167Ω
OUTPUT —————— 1.73V
Military

Notes:

- Notes:**

 6. Tested initially and after any design or process changes that may affect these parameters.
 7. $t_r = \leq 3$ ns for the -12 and -15 speeds. $t_r = \leq 5$ ns for the -20 and slower speeds.

Switching Characteristics Over the Operating Range^[3, 8]

Parameter	Description	7C197-12		7C197-15		7C197-20		7C197-25		7C197-35		7C197-45		Unit
		Min.	Max.											
READ CYCLE														
t _{RC}	Read Cycle Time	12		15		20		25		35		45		ns
t _{AA}	Address to Data Valid		12		15		20		25		35		45	ns
t _{OHA}	Output Hold from Address Change	3		3		3		3		3		3		ns
t _{ACE}	CE LOW to Data Valid		12		15		20		25		35		45	ns
t _{LZCE}	CE LOW to Low Z ^[9]	3		3		3		3		3		3		ns
t _{HZCE}	CE HIGH to High Z ^[9, 10]		5		7	0	9	0	11	0	15	0	15	ns
t _{PU}	CE LOW to Power-Up	0		0		0		0		0		0		ns
t _{PD}	CE HIGH to Power-Down		12		15		20		20		25		30	ns
WRITE CYCLE^[11]														
t _{WC}	Write Cycle Time	12		15		20		25		35		45		ns
t _{SCE}	CE LOW to Write End	9		10		15		20		30		40		ns
t _{AW}	Address Set-Up to Write End	9		10		15		20		30		40		ns
t _{HA}	Address Hold from Write End	0		0		0		0		0		0		ns
t _{SA}	Address Set-Up to Write Start	0		0		0		0		0		0		ns
t _{PWE}	WE Pulse Width	8		9		15		20		25		30		ns
t _{SD}	Data Set-Up to Write End	8		9		10		15		17		20		ns
t _{HD}	Data Hold from Write End	0		0		0		0		0		0		ns
t _{LZWE}	WE HIGH to Low Z ^[9]	2		2		3		3		3		3		ns
t _{HZWE}	WE LOW to High Z ^[9, 10]		7		7	0	10	0	11	0	15	0	15	ns

Shaded area contains preliminary information.

Notes:

8. Test conditions assume signal transition time of 3 ns or less for -12 and -15 speeds and 5 ns or less for -20 and slower speeds, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified I_{O1}/I_{OH} and 30-pF load capacitance.
9. At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE} and t_{HZWE} is less than t_{LZWE} for any given device.
10. t_{HZCE} and t_{HZWE} are specified with C_L = 5 pF as in part (b) in AC Test Loads and Waveforms. Transition is measured ±500 mV from steady-state voltage.
11. The internal write time of the memory is defined by the overlap of CE LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.




CYPRESS

CY7C197


Switching Waveforms

Read Cycle No. 1^[12, 13]




C197-6

Read Cycle No. 2^[12]



C197-7

Write Cycle No. 1 (\overline{WE} Controlled)^[11]




C197-8







Notes:


12. WE is HIGH for read cycle.
13. Device is continuously selected, $\overline{CE} = V_{IL}$.

14. If \overline{CE} goes HIGH simultaneously with WE HIGH, the output remains in a high-impedance state.

Switching Waveforms (continued)
Write Cycle No. 2 (CE Controlled)^[11, 14]


C197-9

Typical DC and AC Characteristics


Typical DC and AC Characteristics (continued)

7C197 Truth Table

CE	WE	Input/Output	Mode
H	X	High Z	Deselect/Power-Down
L	H	Data Out	Read
L	L	Data In	Write

Ordering Information

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
12	CY7C197-12PC	P13	24-Lead (300-Mil) Molded DIP	Commercial
	CY7C197-12VC	V13	24-Lead Molded SOJ	
15	CY7C197-15PC	P13	24-Lead (300-Mil) Molded DIP	Commercial
	CY7C197-15VC	V13	24-Lead Molded SOJ	
	CY7C197-15DMB	D14	24-Lead (300-Mil) CerDIP	Military
20	CY7C197-20PC	P13	24-Lead (300-Mil) Molded DIP	Commercial
	CY7C197-20VC	V13	24-Lead Molded SOJ	
	CY7C197-20DMB	D14	24-Lead (300-Mil) CerDIP	Military
25	CY7C197-25PC	P13	24-Lead (300-Mil) Molded DIP	Commercial
	CY7C197-25VC	V13	24-Lead Molded SOJ	
	CY7C197-25DMB	D14	24-Lead (300-Mil) CerDIP	Military
	CY7C197-25LMB	L54	24-Pin Rectangular Leadless Chip Carrier	
35	CY7C197-35PC	P13	24-Lead (300-Mil) Molded DIP	Commercial
	CY7C197-35VC	V13	24-Lead Molded SOJ	
	CY7C197-35DMB	D14	24-Lead (300-Mil) CerDIP	Military
	CY7C197-35LMB	L54	24-Pin Rectangular Leadless Chip Carrier	
45	CY7C197-45DMB	D14	24-Lead (300-Mil) CerDIP	Military
	CY7C197-45LMB	L54	24-Pin Rectangular Leadless Chip Carrier	

Shaded area contains preliminary information.



CYPRESS

CY7C197

MILITARY SPECIFICATIONS**Group A Subgroup Testing****DC Characteristics**

Parameter	Subgroups
V _{OH}	1, 2, 3
V _{OL}	1, 2, 3
V _{IH}	1, 2, 3
V _{IL} Max.	1, 2, 3
I _{IX}	1, 2, 3
I _{OZ}	1, 2, 3
I _{OS}	1, 2, 3
I _{CC}	1, 2, 3
I _{SB1}	1, 2, 3
I _{SB2}	1, 2, 3

2

Switching Characteristics

Parameter	Subgroups
READ CYCLE	
t _{RC}	7, 8, 9, 10, 11
t _{AA}	7, 8, 9, 10, 11
t _{OHA}	7, 8, 9, 10, 11
t _{ACE}	7, 8, 9, 10, 11
WRITE CYCLE	
t _{WC}	7, 8, 9, 10, 11
t _{SCE}	7, 8, 9, 10, 11
t _{AW}	7, 8, 9, 10, 11
t _{HA}	7, 8, 9, 10, 11
t _{SA}	7, 8, 9, 10, 11
t _{PWE}	7, 8, 9, 10, 11
t _{SD}	7, 8, 9, 10, 11
t _{HD}	7, 8, 9, 10, 11

Document #: 38-00078-L