

**NEC**

**User's Manual**

**V850E1**

**32-Bit Microprocessor Core**

**Architecture**

---

Document No. U14559EJ3V1UM00 (3rd edition)  
Date Published February 2004 N CP(K)

© NEC Electronics Corporation 1999  
Printed in Japan

[MEMO]

## NOTES FOR CMOS DEVICES

### ① VOLTAGE APPLICATION WAVEFORM AT INPUT PIN

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between  $V_{IL}$  (MAX) and  $V_{IH}$  (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between  $V_{IL}$  (MAX) and  $V_{IH}$  (MIN).

### ② HANDLING OF UNUSED INPUT PINS

Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to  $V_{DD}$  or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.

### ③ PRECAUTION AGAINST ESD

A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.

### ④ STATUS BEFORE INITIALIZATION

Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.

These commodities, technology or software, must be exported in accordance with the export administration regulations of the exporting country. Diversion contrary to the law of that country is prohibited.

• **The information in this document is current as of February, 2004. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC Electronics data sheets or data books, etc., for the most up-to-date specifications of NEC Electronics products. Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.**

• No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Electronics. NEC Electronics assumes no responsibility for any errors that may appear in this document.

• NEC Electronics does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC Electronics products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Electronics or others.

• Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of a customer's equipment shall be done under the full responsibility of the customer. NEC Electronics assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.

• While NEC Electronics endeavors to enhance the quality, reliability and safety of NEC Electronics products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC Electronics products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment and anti-failure features.

• NEC Electronics products are classified into the following three quality grades: "Standard", "Special" and "Specific".

The "Specific" quality grade applies only to NEC Electronics products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of an NEC Electronics product depend on its quality grade, as indicated below. Customers must check the quality grade of each NEC Electronics product before using it in a particular application.

"Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots.

"Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support).

"Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC Electronics products is "Standard" unless otherwise expressly specified in NEC Electronics data sheets or data books, etc. If customers wish to use NEC Electronics products in applications not intended by NEC Electronics, they must contact an NEC Electronics sales representative in advance to determine NEC Electronics' willingness to support a given application.

(Note)

(1) "NEC Electronics" as used in this statement means NEC Electronics Corporation and also includes its majority-owned subsidiaries.

(2) "NEC Electronics products" means any product developed or manufactured by or for NEC Electronics (as defined above).

# Regional Information

Some information contained in this document may vary from country to country. Before using any NEC Electronics product in your application, please contact the NEC Electronics office in your country to obtain a list of authorized representatives and distributors. They will verify:

- Device availability
- Ordering information
- Product release schedule
- Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

## [GLOBAL SUPPORT]

<http://www.necel.com/en/support/support.html>

### **NEC Electronics America, Inc. (U.S.)**

Santa Clara, California  
Tel: 408-588-6000  
800-366-9782

### **NEC Electronics (Europe) GmbH**

Duesseldorf, Germany  
Tel: 0211-65030

### **NEC Electronics Hong Kong Ltd.**

Hong Kong  
Tel: 2886-9318

- **Sucursal en España**

Madrid, Spain  
Tel: 091-504 27 87

- **Succursale Française**

Vélizy-Villacoublay, France  
Tel: 01-30-67 58 00

- **Filiale Italiana**

Milano, Italy  
Tel: 02-66 75 41

- **Branch The Netherlands**

Eindhoven, The Netherlands  
Tel: 040-244 58 45

- **Tyskland Filial**

Taeby, Sweden  
Tel: 08-63 80 820

- **United Kingdom Branch**

Milton Keynes, UK  
Tel: 01908-691-133

### **NEC Electronics Hong Kong Ltd.**

Seoul Branch  
Seoul, Korea  
Tel: 02-558-3737

### **NEC Electronics Shanghai Ltd.**

Shanghai, P.R. China  
Tel: 021-5888-5400

### **NEC Electronics Taiwan Ltd.**

Taipei, Taiwan  
Tel: 02-2719-2377

### **NEC Electronics Singapore Pte. Ltd.**

Novena Square, Singapore  
Tel: 6253-8311

J04.1

## PREFACE

**Target Readers** This manual is intended for users who wish to understand the functions of the V850E1 CPU core for designing application systems using the V850E1 CPU core.

**Purpose** This manual is intended to give users an understanding of the architecture of the V850E1 CPU core described in the **Organization** below.

**Organization** This manual contains the following information.

- Register set
- Data types
- Instruction format and instruction set
- Interrupts and exceptions
- Pipeline

**How to Use This Manual** It is assumed that the reader of this manual has general knowledge in the fields of electrical engineering, logic circuits, and microcontrollers.

To learn about the hardware functions,

→ Read **Hardware User's Manual** of each product.

To learn about the functions of a specific instruction in detail,

→ Read **CHAPTER 5 INSTRUCTIONS**.

The mark ★ shows major revised points.

**Product Types** This manual explains the products divided into types.

Before reading this manual, check the corresponding product type.

Product Type	Product Name
Type A	NU85E CPU core
Type B	NU85ET CPU core
Type C	NB85E, NB85ET CPU core
Type D	V850E/IA1, V850E/IA2, V850E/MA1, V850E/SV2
Type E	V850E/IA3, V850E/IA4, V850E/MA3
Type F	V850E/MA2, V850E/ME2

## Conventions

Data significance:	Higher digits on the left and lower digits on the right
Active low representation:	xxxB (B is appended to pin or signal name)
<b>Note:</b>	Footnote for item marked with <b>Note</b> in the text
<b>Caution:</b>	Information requiring particular attention
<b>Remark:</b>	Supplementary information
Numerical representation:	Binary ... xxxx or xxxxB Decimal ... xxx Hexadecimal ... xxxxH
Prefix indicating the power of 2 (address space, memory capacity):	K (Kilo): $2^{10} = 1,024$ M (Mega): $2^{20} = 1,024^2$ G (Giga): $2^{30} = 1,024^3$

# CONTENTS

<b>CHAPTER 1 GENERAL</b> .....	<b>12</b>
<b>1.1 Features</b> .....	<b>13</b>
<b>1.2 Internal Configuration</b> .....	<b>14</b>
<b>CHAPTER 2 REGISTER SET</b> .....	<b>15</b>
<b>2.1 Program Registers</b> .....	<b>16</b>
<b>2.2 System Registers</b> .....	<b>18</b>
2.2.1 Interrupt status saving registers (EIPC, EIPSW).....	19
2.2.2 NMI status saving registers (FEPC, FEPSW) .....	20
2.2.3 Exception cause register (ECR).....	20
2.2.4 Program status word (PSW) .....	21
2.2.5 CALLT caller status saving registers (CTPC, CTPSW).....	23
2.2.6 Exception/debug trap status saving registers (DBPC, DBPSW) .....	24
2.2.7 CALLT base pointer (CTBP) .....	25
2.2.8 Debug interface register (DIR) .....	26
2.2.9 Breakpoint control registers 0 and 1 (BPC0, BPC1).....	29
2.2.10 Program ID register (ASID).....	30
2.2.11 Breakpoint address setting registers 0 and 1 (BPAV0, BPAV1).....	31
2.2.12 Breakpoint address mask registers 0 and 1 (BPAM0, BPAM1) .....	31
2.2.13 Breakpoint data setting registers 0 and 1 (BPDV0, BPDV1) .....	32
2.2.14 Breakpoint data mask registers 0 and 1 (BPDM0, BPDM1).....	32
<b>CHAPTER 3 DATA TYPES</b> .....	<b>33</b>
<b>3.1 Data Format</b> .....	<b>33</b>
<b>3.2 Data Representation</b> .....	<b>35</b>
3.2.1 Integer.....	35
3.2.2 Unsigned integer .....	35
3.2.3 Bit.....	35
<b>3.3 Data Alignment</b> .....	<b>36</b>
<b>CHAPTER 4 ADDRESS SPACE</b> .....	<b>37</b>
<b>4.1 Memory Map</b> .....	<b>38</b>
<b>4.2 Addressing Mode</b> .....	<b>39</b>
4.2.1 Instruction address.....	39
4.2.2 Operand address .....	41
<b>CHAPTER 5 INSTRUCTIONS</b> .....	<b>43</b>
<b>5.1 Instruction Format</b> .....	<b>43</b>
<b>5.2 Outline of Instructions</b> .....	<b>47</b>
<b>5.3 Instruction Set</b> .....	<b>51</b>
ADD .....	53
ADDI .....	54
AND .....	55
ANDI .....	56



Bcond .....	57
BSH .....	59
BSW .....	60
CALLT .....	61
CLR1 .....	62
CMOV.....	63
CMP.....	64
CTRET.....	65
DBRET .....	66
DBTRAP .....	67
DI.....	68
DISPOSE.....	69
DIV.....	71
DIVH.....	72
DIVHU .....	74
DIVU.....	75
EI .....	76
HALT .....	77
HSW .....	78
JARL.....	79
JMP .....	80
JR .....	81
LD.B.....	82
LD.BU.....	83
LD.H .....	84
LD.HU.....	86
LD.W.....	88
LDSR .....	90
MOV .....	91
MOVEA.....	92
MOVHI.....	93
MUL .....	94
MULH .....	96
MULHI .....	97
MULU .....	98
NOP.....	100
NOT .....	101
NOT1 .....	102
OR .....	103
ORI .....	104
PREPARE .....	105
RETI .....	107
SAR .....	109
SASF .....	110
SATADD.....	111
SATSUB .....	112
SATSUBI .....	113
SATSUBR.....	114

SET1 .....	115
SETF .....	116
SHL .....	118
SHR .....	119
SLD.B .....	120
SLD.BU .....	121
SLD.H .....	122
SLD.HU .....	124
SLD.W .....	126
SST.B .....	128
SST.H .....	129
SST.W .....	131
ST.B .....	133
ST.H .....	134
ST.W .....	136
STSR .....	138
SUB .....	139
SUBR .....	140
SWITCH .....	141
SXB .....	142
SXH .....	143
TRAP .....	144
TST .....	145
TST1 .....	146
XOR .....	147
XORI .....	148
ZXB .....	149
ZXH .....	150
<b>5.4 Number of Instruction Execution Clock Cycles .....</b>	<b>151</b>
<b>CHAPTER 6 INTERRUPTS AND EXCEPTIONS .....</b>	<b>155</b>
<b>6.1 Interrupt Servicing .....</b>	<b>156</b>
6.1.1 Maskable interrupts .....	156
6.1.2 Non-maskable interrupts .....	158
<b>6.2 Exception Processing .....</b>	<b>159</b>
6.2.1 Software exceptions .....	159
6.2.2 Exception trap .....	160
6.2.3 Debug trap .....	161
<b>6.3 Restoring from Interrupt/Exception Processing .....</b>	<b>162</b>
6.3.1 Restoring from interrupt and software exception .....	162
6.3.2 Restoring from exception trap and debug trap .....	163
<b>CHAPTER 7 RESET .....</b>	<b>164</b>
<b>7.1 Register Status After Reset .....</b>	<b>164</b>
<b>7.2 Starting Up .....</b>	<b>165</b>
<b>CHAPTER 8 PIPELINE .....</b>	<b>166</b>
<b>8.1 Features .....</b>	<b>167</b>

8.1.1	Non-blocking load/store .....	168
8.1.2	2-clock branch .....	169
8.1.3	Efficient pipeline processing .....	170
<b>8.2</b>	<b>Pipeline Flow During Execution of Instructions .....</b>	<b>171</b>
8.2.1	Load instructions.....	171
8.2.2	Store instructions .....	172
8.2.3	Multiply instructions .....	172
8.2.4	Arithmetic operation instructions.....	173
8.2.5	Saturated operation instructions .....	174
8.2.6	Logical operation instructions .....	174
8.2.7	Branch instructions .....	174
8.2.8	Bit manipulation instructions .....	176
8.2.9	Special instructions.....	176
8.2.10	Debug function instructions.....	181
<b>8.3</b>	<b>Pipeline Disorder.....</b>	<b>182</b>
8.3.1	Alignment hazard.....	182
8.3.2	Referencing execution result of load instruction .....	183
8.3.3	Referencing execution result of multiply instruction .....	184
8.3.4	Referencing execution result of LDSR instruction for EIPC and FEPC.....	185
8.3.5	Cautions when creating programs .....	185
<b>8.4</b>	<b>Additional Items Related to Pipeline.....</b>	<b>186</b>
8.4.1	Harvard architecture .....	186
8.4.2	Short path .....	187
★	<b>CHAPTER 9 SHIFTING TO DEBUG MODE.....</b>	<b>189</b>
9.1	How to Shift to Debug Mode .....	189
9.2	Cautions .....	195
★	<b>APPENDIX A NOTES.....</b>	<b>197</b>
A.1	Restriction on Conflict Between sld Instruction and Interrupt request .....	197
A.1.1	Description.....	197
A.1.2	Countermeasure .....	197
	<b>APPENDIX B INSTRUCTION LIST.....</b>	<b>198</b>
	<b>APPENDIX C INSTRUCTION OPCODE MAP.....</b>	<b>212</b>
	<b>APPENDIX D DIFFERENCES WITH ARCHITECTURE OF V850 CPU.....</b>	<b>217</b>
	<b>APPENDIX E INSTRUCTIONS ADDED FOR V850E1 CPU COMPARED WITH V850 CPU.....</b>	<b>219</b>
	<b>APPENDIX F INDEX.....</b>	<b>221</b>
★	<b>APPENDIX G REVISION HISTORY.....</b>	<b>224</b>
G.1	Major Revisions in This Edition.....	224
G.2	History of Revisions up to This Edition.....	225

## CHAPTER 1 GENERAL

Real-time control systems are used in a wide range of applications, including:

- office equipment such as HDDs (Hard Disk Drives), PPCs (Plain Paper Copiers), printers, and facsimiles,
- automobile electronics such as engine control systems and ABSs (Antilock Braking Systems), and
- factory automation equipment such as NC (Numerical Control) machine tools and various controllers.

The great majority of these systems conventionally employ 8-bit or 16-bit microcontrollers. However, the performance level of these microcontrollers has become inadequate in recent years as control operations have risen in complexity, leading to the development of increasingly complicated instruction sets and hardware design. As a result, the need has arisen for a new generation of microcontrollers operable at much higher frequencies to achieve an acceptable level of performance under today's more demanding requirements.

The V850 Series of microcontrollers was developed to satisfy this need. This series uses RISC architecture that can provide maximum performance with simpler hardware, allowing users to obtain a performance approximately 15 times higher than that of the existing 78K/III Series and 78K/IV Series of CISC single-chip microcontrollers at a lower total cost.

In addition to the basic instructions of conventional RISC CPUs, the V850 Series is provided with special instructions such as saturation, bit manipulation, and multiply/divide (executed by a hardware multiplier) instructions, which are especially suited to digital servo control systems. Moreover, instruction formats are designed for maximum compiler coding efficiency, allowing the reduction of object code sizes.

The V850E1 CPU is a 32-bit RISC CPU core for ASIC, newly developed as the CPU core central to system LSI in the current age of system-on-a-chip. This core includes not only the control functions of the V850 CPU, the CPU core incorporated in the V850 Series, but also supports data processing through its enhanced external bus interface performance, and the addition of features such as C language switch statement processing, table lookup branching, stack frame creation/deletion, data conversion, and other high-level language supporting instructions.

In addition, because the instruction codes are upwardly compatible with the V850 CPU at the object code level, the software resources of systems that incorporate the V850 CPU can be used unchanged.

## 1.1 Features

- (1) High-performance 32-bit architecture for embedded control
  - Number of instructions: 83
  - 32-bit general-purpose registers: 32
  - Load/store instructions in long/short format
  - 3-operand instruction
  - 5-stage pipeline of 1 clock cycle per stage
  - Hardware interlock on register/flag hazards
  - Memory space Program space: 64 MB linear  
Data space: 4 GB linear
- (2) Special instructions
  - Saturation operation instructions
  - Bit manipulation instructions
  - Multiply instructions (On-chip hardware multiplier executing multiplication in 1 clock)
    - 16 bits × 16 bits → 32 bits
    - 32 bits × 32 bits → 32 bits or 64 bits


## 1.2 Internal Configuration

The V850E1 CPU executes almost all instructions such as address calculation, arithmetic and logical operation, and data transfer in one clock by using a 5-stage pipeline.

It contains dedicated hardware such as a multiplier ( $32 \times 32$  bits) and a barrel shifter (32 bits/clock) to execute complicated instructions at high speeds.

Figure 1-1 shows the internal block diagram.


**Figure 1-1. Internal Block Diagram of V850E1 CPU**



## CHAPTER 2 REGISTER SET

The registers can be classified into two types: program registers that can be used for general programming, and system registers that can control the execution environment. All the registers are 32 bits wide.

**Figure 2-1. Registers**



★

## 2.1 Program Registers

The program registers include general-purpose registers (r0 to r31) and a program counter (PC).

**Table 2-1. Program Registers**

Program Registers	Name	Function	Description
General-purpose registers	r0	Zero register	Always holds 0.
	r1	Assembler-reserved register	Used as working register for address generation.
	r2	Address/data variable register (when the real-time OS to be used is not using r2)	
	r3	Stack pointer (SP)	Used for stack frame generation when function is called.
	r4	Global pointer (GP)	Used to access global variable in data area.
	r5	Text pointer (TP)	Used as register for pointing to start address of text area (area where program code is placed)
	r6 to r29	Address/data variable registers	
	r30	Element pointer (EP)	Used as base pointer for address generation when memory is accessed.
	r31	Link pointer (LP)	Used when compiler calls function.
Program counter	PC	Holds instruction address during program execution.	

**Remark** For detailed descriptions of r1, r3 to r5, and r31 used by an assembler or C compiler, refer to the **CA850 (C Compiler Package) Assembly Language User's Manual**.

★ **(1) General-purpose registers (r0 to r31)**

Thirty-two general-purpose registers, r0 to r31, are provided. All these registers can be used for data variables or address variables.

However, care must be exercised as follows in using the r0 to r5, r30, and r31 registers.

**(a) r0, r30**

r0 and r30 are implicitly used by instructions.

r0 is a register that always holds 0, and is used for operations using 0 and offset 0 addressing. r30 is used as a base pointer when accessing memory using the SLD and SST instructions.

**(b) r1, r3 to r5, r31**

r1, r3 to r5, and r31 are implicitly used by the assembler and C compiler.

Before using these registers, therefore, their contents must be saved so that they are not lost. The contents must be restored to the registers after the registers have been used.

**(c) r2**


r2 is sometimes used by a real-time OS. When the real-time OS to be used is not using r2, r2 can be used as an address variable register or a data variable register.



**(2) Program counter (PC)**

This register holds an instruction address during program execution. The lower 26 bits of this register are valid, and bits 31 to 26 are reserved for future function expansion (fixed to 0). If a carry occurs from bit 25 to bit 26, it is ignored. Bit 0 is always fixed to 0 so that execution cannot branch to an odd address.

**Figure 2-2. Program Counter (PC)**



## 2.2 System Registers

The system registers control the CPU status and hold information on interrupts.

System registers can be read or written by specifying the relevant system register number from the following list using a system register load/store instruction (LDSR or STSR instruction).

**Table 2-2. System Register Numbers**

Register No.	Register Name	Operand Specifiability	
		LDSR Instruction	STSR Instruction
0	Interrupt status saving register (EIPC)	○	○
1	Interrupt status saving register (EIPSW)	○	○
2	NMI status saving register (FEPC)	○	○
3	NMI status saving register (FEPSW)	○	○
4	Exception cause register (ECR)	×	○
5	Program status word (PSW)	○	○
6 to 15	(Numbers reserved for future function expansion (operation cannot be guaranteed if accessed))	×	×
16	CALLT caller status saving register (CTPC)	○	○
17	CALLT caller status saving register (CTPSW)	○	○
★ 18	Exception/debug trap status saving register (DBPC)	○	○ <sup>Note 1</sup>
★ 19	Exception/debug trap status saving register (DBPSW)	○	○ <sup>Note 1</sup>
20	CALLT base pointer (CTBP)	○	○
★ 21	Debug interface register (DIR)	○ <sup>Note 1</sup>	○
22	Breakpoint control registers 0 and 1 (BPC0, BPC1) <sup>Note 2</sup>	○ <sup>Note 1</sup>	○ <sup>Note 1</sup>
23	Program ID register (ASID)	○	○
24	Breakpoint address setting registers 0 and 1 (BPAV0, BPAV1) <sup>Note 2</sup>	○ <sup>Note 1</sup>	○ <sup>Note 1</sup>
25	Breakpoint address mask registers 0 and 1 (BPAM0, BPAM1) <sup>Note 2</sup>	○ <sup>Note 1</sup>	○ <sup>Note 1</sup>
26	Breakpoint data setting registers 0 and 1 (BPDV0, BPDV1) <sup>Note 2</sup>	○ <sup>Note 1</sup>	○ <sup>Note 1</sup>
27	Breakpoint data mask registers 0 and 1 (BPDM0, BPDM1) <sup>Note 2</sup>	○ <sup>Note 1</sup>	○ <sup>Note 1</sup>
28 to 31	(Numbers reserved for future function expansion (operation cannot be guaranteed if accessed))	×	×

- ★ **Notes 1.** These registers can be accessed only in the debug mode of type A and B products. Accessing these registers in other product types is prohibited. If they are accessed, the operation is not guaranteed.
2. The actual register to be accessed is specified by the DIR.CS bit.

**Caution** When returning using the RETI instruction after setting bit 0 of EIPC, FEPC, or CTPC to 1 using the LDSR instruction and servicing an interrupt, the value of bit 0 is ignored (because bit 0 of the PC is fixed to 0). Therefore, be sure to set an even number (bit 0 = 0) when setting a value to EIPC, FEPC, or CTPC.

**Remark** ○: Accessible  
×: Inaccessible

**2.2.1 Interrupt status saving registers (EIPC, EIPSW)**

Two interrupt status saving registers are provided: EIPC and EIPSW.

If a software exception or maskable interrupt occurs, the contents of the program counter (PC) are saved to EIPC, and the contents of the program status word (PSW) are saved to EIPSW (if a non-maskable interrupt (NMI) occurs, the contents are saved to the NMI status saving registers (FEPC, FEPSW)).


Except for some instructions, the address of the instruction next to the one being executed when the software exception or maskable interrupt occurs is saved to EIPC (see **Table 6-1 Interrupt/Exception Codes**).

The current value of the PSW is saved to EIPSW.

Because only one pair of interrupt status saving registers is provided, the contents of these registers must be saved by program when multiple interrupt servicing is enabled.

Bits 31 to 26 of EIPC and bits 31 to 12 and 10 to 8 of EIPSW are reserved for future function expansion (fixed to 0).

**Figure 2-3. Interrupt Status Saving Registers (EIPC, EIPSW)**



### 2.2.2 NMI status saving registers (FEPC, FEPSW)

Two NMI status saving registers are provided: FEPC and FEPSW.

If a non-maskable interrupt (NMI) occurs, the contents of the program counter (PC) are saved to FEPC, and the contents of the program status word (PSW) are saved to FEPSW.


Except for some instructions, the address of the instruction next to the one being executed when the NMI occurs is saved to FEPC (see **Table 6-1 Interrupt/Exception Codes**).

The current value of the PSW is saved to FEPSW.

Because only one pair of NMI status saving registers is provided, the contents of these registers must be saved by program when multiple interrupt servicing is enabled.

Bits 31 to 26 of FEPC and bits 31 to 12 and 10 to 8 of FEPSW are reserved for future function expansion (fixed to 0).


**Figure 2-4. NMI Status Saving Registers (FEPC, FEPSW)**



### 2.2.3 Exception cause register (ECR)

The exception cause register (ECR) holds the cause information when an exception or interrupt occurs. The ECR holds an exception code which identifies each interrupt source (see **Table 6-1 Interrupt/Exception Codes**). This is a read-only register, and therefore no data can be written to it by using the LDSR instruction.

**Figure 2-5. Exception Cause Register (ECR)**



**2.2.4 Program status word (PSW)**

The program status word (PSW) is a collection of flags that indicate the status of the program (result of instruction execution) and the status of the CPU.

If the contents of the bits in this register are modified by the LDSR instruction, the PSW will assume the new value immediately after the LDSR instruction has been executed. Setting the ID flag to 1, however, will disable interrupt requests even while the LDSR instruction is being executed.

Bits 31 to 12 and 10 to 8 are reserved for future function expansion (fixed to 0).

**Figure 2-6. Program Status Word (PSW) (1/2)**




Figure 2-6. Program Status Word (PSW) (2/2)

Bit Position	Flag Name	Function
1	S <sup>Note</sup>	Indicates whether the result of the operation is negative. 0: Result is positive or zero 1: Result is negative
0	Z	Indicates whether the result of the operation is zero. 0: Result is not zero 1: Result is zero

**Note** In the case of saturate instructions, the SAT, S, and OV flags will be set according to the result of the operation as shown in the table below. Note that the SAT flag is set to 1 only when the OV flag has been set to 1 during a saturated operation.

Status of Operation Result	Status of Flag			Operation Result of Saturation Processing
	SAT	OV	S	
Maximum positive value is exceeded	1	1	0	7FFFFFFFH
Maximum negative value is exceeded	1	1	1	80000000H
Positive (Not exceeding maximum value)	Holds the value before operation	0	0	Operation result
Negative (Not exceeding maximum value)			1	

**2.2.5 CALLT caller status saving registers (CTPC, CTPSW)**

Two CALLT caller status saving registers are provided: CTPC and CTPSW.


If a CALLT instruction is executed, the contents of the program counter (PC) are saved to CTPC, and the contents of the program status word (PSW) are saved to CTPSW.

The contents saved to CTPC are the address of the instruction next to the CALLT instruction.

The current value of the PSW is saved to CTPSW.

Bits 31 to 26 of CTPC and bits 31 to 12 and 10 to 8 of CTPSW are reserved for future function expansion (fixed to 0).

**Figure 2-7. CALLT Caller Status Saving Registers (CTPC, CTPSW)**



### 2.2.6 Exception/debug trap status saving registers (DBPC, DBPSW)

Two exception/debug trap status saving registers are provided: DBPC and DBPSW.

- ★ When an exception trap, debug trap<sup>Note</sup>, or debug break occurs or during a single-step operation, the contents of the program counter (PC) are saved to DBPC, and the contents of the program status word (PSW) are saved to DBPSW. The contents to be saved to DBPC are as follows.

★ **Table 2-3. Contents to Be Saved to DBPC**


Cause for Saving		Contents Saved to DBPC
Occurrence of exception trap		Address of the instruction next to the instruction that caused an exception trap
Occurrence of debug trap		Address of the instruction next to the instruction that caused a debug trap
Occurrence of debug break	Execution trap	Address of the instruction that caused a break
	Misalign access exception	
	Alignment error exception	
	Access trap	Address of the instruction next to the instruction that caused a break
Single-step operation execution		Address of the instruction to be executed next (instruction executed when restoring from the debug monitor routine)

**Remark** For details of causes for saving, refer to **CHAPTER 9 SHIFTING TO DEBUG MODE**.

The current value of the PSW is saved to DBPSW.

- ★ Reading from this register is enabled only in debug mode (DIR.DM bit = 1) (writing to this register is always enabled). If this register is read in user mode (DM bit = 0), an undefined value is read. Bits 31 to 26 of DBPC and bits 31 to 12 and 10 to 8 of DBPSW are reserved for future function expansion (fixed to 0).
- ★ **Note** Type C products do not support a debug trap.

**Figure 2-8. Exception/Debug Trap Status Saving Registers (DBPC, DBPSW)**





**2.2.7 CALLT base pointer (CTBP)**

The CALLT base pointer (CTBP) is used to specify a table address and to generate a target address (bit 0 is fixed to 0).

Bits 31 to 26 are reserved for future function expansion (fixed to 0).

**Figure 2-9. CALLT Base Pointer (CTBP)**







Figure 2-10. Debug Interface Register (DIR) (2/3)

Bit Position	Bit Name	Function
8	SE	Enables/disables writing to SS flag of PSW. 0: Writing to SS flag disabled (SS flag is fixed to 0) 1: Writing to SS flag enabled
6	IN <sup>Note 1</sup>	Set to 1 by debug function reset. Be sure to clear this bit to 0 after reset (while this bit is set to 1, writing to SQ, RE, and CS bits is disabled, and T1 and T0 bits do not operate).
5	T1 <sup>Notes 1, 2</sup>	Set to 1 by channel 1 break generation. Cleared to 0 by setting 0 <sup>Note 4</sup> .
4	T0 <sup>Notes 1, 2</sup>	Set to 1 by channel 0 break generation. Cleared to 0 by setting 0 <sup>Note 4</sup> .
3	CM <sup>Note 3</sup>	Set to 1 by shift to COMBO interrupt routine or debug monitor routine 2. Writing to this bit is disabled.
2	MT <sup>Note 1</sup>	Set to 1 by detection of misalign access exception. Cleared to 0 by setting 0 <sup>Note 4</sup> .
1	AT <sup>Note 1</sup>	Set to 1 by detection of alignment error exception. Cleared to 0 by setting 0 <sup>Note 4</sup> .
0	DM <sup>Note 3</sup>	Set to 1 when debug mode is entered. Cleared to 0 when user mode is entered. Writing to this bit is disabled.

**Remark** The explanations of the **Notes** are given on the next page.

Figure 2-10. Debug Interface Register (DIR) (3/3)

- Notes**
1. The IN, T1, T0, MT, and AT bits are not automatically cleared to 0 after being set to 1 (they are cleared to 0 only by the LDSR instruction).
  2. While the IN bit is set to 1, the T1 and T0 bits do not operate (even if a break occurs, these bits are not set to 1), and are automatically cleared to 0.
  3. The DM and CM bits change as follows.



- Notes**
4. The T1, T0, MT, and AT bits cannot be arbitrarily set to 1 by a user program.

**2.2.9 Breakpoint control registers 0 and 1 (BPC0, BPC1)**

Breakpoint control registers 0 and 1 (BPC0, BPC1) indicate the control and status of the debug function.

One or other of these registers is enabled by the setting of the DIR.CS bit.

The values of the bits in these registers can be changed by using the LDSR instruction. Changed values become valid immediately after execution of this instruction. (If the FE bit is set to 1, the timing at which the changed values become valid is delayed, but the changes are definitely reflected after the DBRET instruction is executed.)

These registers can only be set in the debug mode (DIR.DM bit = 1). In the user mode (DM bit = 0), bit 0 = 0, and bits 23 to 15, 11 to 7, and 4 to 1 are undefined.

Bits 31 to 24, 14 to 12, 6, and 5 are reserved for future function expansion (fixed to 0).

★ **Caution Use of breakpoint control registers 0 and 1 (BPC0, BPC1) is possible only in type A and B products, not in other product types.**

**Figure 2-11. Breakpoint Control Registers 0 and 1 (BPC0, BPC1) (1/2)**




Figure 2-11. Breakpoint Control Registers 0 and 1 (BPC0, BPC1) (2/2)

Bit Position	Bit Name	Function
4	TE <sup>Note 1</sup>	Enables/disables trigger output. 0: Trigger output disabled 1: Trigger output enabled (output corresponding trigger before break occurs in channel 0 or 1).
3	BE <sup>Note 1</sup>	Sets whether or not a break in channel 0 or 1 is reported to the CPU. 0: Not reported. 1: Reported (break).
★ 2	FE	Enables/disables break/trigger due to instruction execution address match. 0: Break/trigger disabled 1: Break/trigger enabled <sup>Note 2</sup>
★ 1	WE	Enables/disables break/trigger on data write. 0: Break/trigger disabled 1: Break/trigger enabled <sup>Note 3</sup>
★ 0	RE	Enables/disables break/trigger on data read. 0: Break/trigger disabled 1: Break/trigger enabled <sup>Note 3</sup>

★ **Notes**

1. The TE and BE bits can be set only in type B products. In other product types, the TE and BE bits are fixed to 0 (however, even when the BE bit is fixed to 0, it reports a break to the CPU).
2. If the FE bit is set to 1, always clear the WE and RE bits to 0.
3. If the WE and RE bits are set to 1, always clear the FE bit to 0.

2.2.10 Program ID register (ASID)


This register sets the ID of the program currently under execution.

- ★ The program ID is used when a shift to the debug mode is necessary only in cases such as when a specific program is being executed to download different programs to the RAM of the same address area. While the BPCn.IE bit is set to 1, the system does not shift to the debug mode if the program IDs set to the BPCn.BP ASID bit and the ASID register do not match; even if the break conditions match (n = 0, 1).

Bits 31 to 8 are reserved for future function expansion (fixed to 0).

- ★ **Caution Use of the program ID register (ASID) is possible only in the type A and B products, not in other product types.**

Figure 2-12. Program ID Register (ASID)



### 2.2.11 Breakpoint address setting registers 0 and 1 (BPAV0, BPAV1)

These registers set the breakpoint addresses to be used by the address comparator.

One or other of these registers is enabled by the setting of the DIR.CS bit.


- ★ Writing to/reading from these registers is enabled only in the debug mode (DIR.DM bit = 1). If read in the user mode (DM bit = 0), an undefined value is read.

When these registers are not used, be sure to set each bit to 1.

Bits 31 to 28 are reserved for future function expansion (fixed to 0).

- ★ **Caution Use of breakpoint address setting registers 0 and 1 (BPAV0, BPAV1) is possible only in the type A and B products, not in other type products.**

Figure 2-13. Breakpoint Address Setting Registers 0 and 1 (BPAV0, BPAV1)



### 2.2.12 Breakpoint address mask registers 0 and 1 (BPAM0, BPAM1)

These registers set the bit mask for address comparison (masked by 1).

One or other of these registers is enabled by the setting of the DIR.CS bit.


- ★ Writing to/reading from these registers is enabled only in the debug mode (DIR.DM bit = 1). If read in the user mode (DM bit = 0), an undefined value is read.

When these registers are not used, be sure to set each bit to 1.

Bits 31 to 28 are reserved for future function expansion (fixed to 0).

- ★ **Caution Use of breakpoint address mask registers 0 and 1 (BPAM0, BPAM1) is possible only in the type A and B products, not in other product types.**

Figure 2-14. Breakpoint Address Mask Registers 0 and 1 (BPAM0, BPAM1)



### 2.2.13 Breakpoint data setting registers 0 and 1 (BPDV0, BPDV1)

These registers set the breakpoint data to be used by the data comparator.

One or other of these registers is enabled by the setting of the DIR.CS bit.


- ★ Writing to/reading from these registers is enabled only in the debug mode (DIR.DM bit = 1). If read in the user mode (DM bit = 0), an undefined value is read.

When these registers are not used, be sure to set each bit to 1.

- ★ **Caution Use of breakpoint data setting registers 0 and 1 (BPDV0, BPDV1) is possible only in the type A and B products, not in other product types.**

**Remark** Set the instruction code for 16-bit instructions aligned to the LSB. Set the instruction codes for 32-bit instructions in little endian format.

Figure 2-15. Breakpoint Data Setting Registers 0 and 1 (BPDV0, BPDV1)



### 2.2.14 Breakpoint data mask registers 0 and 1 (BPDM0, BPDM1)

These registers set the bit mask for data comparison (masked by 1).

One or other of these registers is enabled by the setting of the DIR.CS bit.


- ★ Writing to/reading from these registers is enabled only in the debug mode (DIR.DM bit = 1). If read in the user mode (DM bit = 0), an undefined value is read.

When these registers are not used, be sure to set each bit to 1.

- ★ When the data access type that detects breaks is set to the byte access (BPCn.TY bit = 0, 1), set bits 31 to 8 to 1, and if halfword access (TY bit = 0, 1), set bits 31 to 16 to 1 (n = 0, 1).

- ★ **Caution Use of breakpoint data mask registers 0 and 1 (BPDM0, BPDM1) is possible only in the type A and B products, not in other product types.**

Figure 2-16. Breakpoint Data Mask Registers 0 and 1 (BPDM0, BPDM1)





## CHAPTER 3 DATA TYPES

### 3.1 Data Format

The following data types are supported (see **3.2 Data Representation**).

- Integer (32, 16, 8 bits)
- Unsigned integer (32, 16, 8 bits)
- Bit


Three types of data lengths: word (32 bits), halfword (16 bits), and byte (8 bits) are supported. Byte 0 of any data is always the least significant byte (this is called little endian) and is shown at the rightmost position in figures throughout this manual.

The following paragraphs describe the data format where data of fixed length is in memory.

#### (1) Word

A word is 4-byte (32-bit) contiguous data that starts from any word boundary<sup>Note</sup>. Each bit is assigned a number from 0 to 31. The LSB (Least Significant Bit) is bit 0 and the MSB (Most Significant Bit) is bit 31. A word is specified by its address "A" (with the 2 lowest bits fixed to 0 when misalign access is disabled<sup>Note</sup>), and occupies 4 bytes, A, A+1, A+2, and A+3.


**Note** When misalign access is enabled, any byte boundary can be accessed whether access is in halfword or word units. See **3.3 Data Alignment**.



**(2) Halfword**

A halfword is 2-byte (16-bit) contiguous data that starts from any halfword boundary<sup>Note</sup>. Each bit is assigned a number from 0 to 15. The LSB is bit 0 and the MSB is bit 15. A halfword is specified by its address “A” (with the lowest bit fixed to 0<sup>Note</sup>), and occupies 2 bytes, A and A+1.


**Note** When misalign access is enabled, any byte boundary can be accessed whether access is in halfword or word units. See **3.3 Data Alignment**.



**(3) Byte**

A byte is 8-bit contiguous data that starts from any byte boundary<sup>Note</sup>. Each bit is assigned a number from 0 to 7. The LSB is bit 0 and the MSB is bit 7. A byte is specified by its address “A”.


**Note** When misalign access is enabled, any byte boundary can be accessed whether access is in halfword or word units. See **3.3 Data Alignment**.



**(4) Bit**

A bit is 1-bit data at the nth bit position in 8-bit data that starts from any byte boundary<sup>Note</sup>. A bit is specified by its address “A” and bit number “n”.

**Note** When misalign access is enabled, any byte boundary can be accessed whether access is in halfword or word units. See **3.3 Data Alignment**.



## 3.2 Data Representation

### 3.2.1 Integer

An integer is expressed as a binary number of 2's complement and is 32, 16, or 8 bits long. Regardless of its length, bit 0 of an integer is the least significant bit. The higher the bit number, the more significant the bit. Because 2's complement is used, the most significant bit is used as a sign bit.

The integer range of each data length is as follows.

- Word (32 bits): -2,147,483,648 to +2,147,483,647
- Halfword (16 bits): -32,768 to +32,767
- Byte (8 bits): -128 to +127

### 3.2.2 Unsigned integer

While an integer is data that can take either a positive or a negative value, an unsigned integer is an integer that is not negative. Like an integer, an unsigned integer is also expressed as 2's complement and is 32, 16, or 8 bits long. Regardless of its length, bit 0 of an unsigned integer is the least significant bit, and the higher the bit number, the more significant the bit. However, no sign bit is used.

The unsigned integer range of each data length is as follows.

- Word (32 bits): 0 to 4,294,967,295
- Halfword (16 bits): 0 to 65,535
- Byte (8 bits): 0 to 255

### 3.2.3 Bit

1-bit data that can take a value of 0 (cleared) or 1 (set) can be handled as bit data. Bit manipulation can be performed only on 1-byte data in the memory space in the following four ways.

- SET1
- CLR1
- NOT1
- TST1

★ 3.3 Data Alignment

Data must be aligned (boundary aligned) in accordance with the setting of misalign access enable/disable.

Misalign access indicates access to other than a halfword boundary (LSB of the address is 0) when the target data is in halfword format, and access to other than a word boundary (lower two bits of the address are 0) when the target data is in word format.

**Remark** The V850E1 CPU enables/disables misalign access in accordance with the IFIMAEN pin input level.


(1) When misalign access is enabled

Regardless of the data format (byte, halfword, word), data can be allocated to all addresses. However, when halfword or word data is used, at least one bus cycle occurs and the bus efficiency is degraded if data is not aligned.

(2) When misalign access is disabled

The lower bit(s) of the address (LSB if halfword data is used, lower two bits if word data is used) are masked by 0 and accessed. Therefore, if the target data is not aligned correctly, data may be lost or be rounded off. Therefore, allocate the halfword data to be processed from a halfword boundary, and the word data to be processed from a word boundary.

Figure 3-1. Example of Data Allocation When Misalign Access Is Disabled




## CHAPTER 4 ADDRESS SPACE

The V850E1 CPU supports a 4 GB linear address space. Both memory and I/O are mapped to this address space (memory-mapped I/O). The V850E1 CPU (NB85E) outputs 32-bit addresses to the memory and I/O. The maximum address is  $2^{32}-1$ .

Byte data allocated to each address is defined with bit 0 as the LSB and bit 7 as the MSB. With regards to multiple-byte data, the byte with the lowest address value is defined to be the LSB and the byte with the highest address value is defined to be the MSB (little endian).

Data consisting of 2 bytes is called a halfword, and 4-byte data is called a word.

In this user's manual, data consisting of 2 or more bytes is illustrated as shown below, with the lower address shown on the right and the higher address on the left.




## 4.1 Memory Map

The V850E1 CPU employs a 32-bit architecture and supports a linear address space (data area) of up to 4 GB for operand addressing (data access).

It supports a linear address space (program area) of up to 64 MB for instruction addressing.

Figure 4-1 shows the memory map.

Figure 4-1. Memory Map



## 4.2 Addressing Mode

The CPU generates two types of addresses: instruction addresses used for instruction fetch and branch operations; and operand addresses used for data access.

### 4.2.1 Instruction address

An instruction address is determined by the contents of the program counter (PC), and is automatically incremented (+2) according to the number of bytes of an instruction to be fetched each time an instruction is executed. When a branch instruction is executed, the branch destination address is loaded into the PC using one of the following two addressing modes.

#### (1) Relative addressing (PC relative)

The signed 9- or 22-bit data of an instruction code (displacement:  $\text{disp}_x$ ) is added to the value of the program counter (PC). At this time, the displacement is treated as 2's complement data with bits 8 and 21 serving as sign bits (S).

This addressing is used for the JARL  $\text{disp}_{22}$ ,  $\text{reg}_2$ , JR  $\text{disp}_{22}$ , and Bcond  $\text{disp}_9$  instructions.

Figure 4-2. Relative Addressing (1/2)





Figure 4-2. Relative Addressing (2/2)




**(2) Register addressing (register indirect)**

The contents of a general-purpose register (reg1) specified by an instruction are transferred to the program counter (PC).

This addressing is used for the JMP [reg1] instruction.

Figure 4-3. Register Addressing (JMP [reg1] Instruction)





### 4.2.2 Operand address

When an instruction is executed, the register or memory area to be accessed is specified in one of the following four addressing modes.

#### (1) Register addressing

The general-purpose register or system register specified in the general-purpose register specification field is accessed as operand.

This addressing mode applies to instructions using the operand format reg1, reg2, reg3, or regID.

#### (2) Immediate addressing

The 5-bit or 16-bit data for manipulation is contained in the instruction code.

This addressing mode applies to instructions using the operand format imm5, imm16, vector, or cccc.

**Remark** vector: Operand that is 5-bit immediate data for specifying a trap vector (00H to 1FH), and is used in the TRAP instruction.

cccc: Operand consisting of 4-bit data used in the CMOV, SASF, and SETF instructions to specify a condition code. Assigned as part of the instruction code as 5-bit immediate data by appending 1-bit 0 above the highest bit.

#### (3) Based addressing


The following two types of based addressing are supported.

##### (a) Type 1

The address of the data memory location to be accessed is determined by adding the value in the specified general-purpose register (reg1) to the 16-bit displacement value (disp16) contained in the instruction code.

This addressing mode applies to instructions using the operand format disp16 [reg1].

**Figure 4-4. Based Addressing (Type 1)**




**(b) Type 2**

The address of the data memory location to be accessed is determined by adding the value in the element pointer (r30) to the 7- or 8-bit displacement value (disp7, disp8).

This addressing mode applies to SLD and SST instructions.

**Figure 4-5. Based Addressing (Type 2)**




**(4) Bit addressing**

This addressing is used to access 1 bit (specified with bit#3 of 3-bit data) among 1 byte of the memory space to be manipulated by using an operand address which is the sum of the contents of a general-purpose register (reg1) and a 16-bit displacement (disp16) sign-extended to a word length.

This addressing mode applies only to bit manipulation instructions.

**Figure 4-6. Bit Addressing**



## CHAPTER 5 INSTRUCTIONS

### 5.1 Instruction Format

There are two types of instruction formats: 16-bit and 32-bit. The 16-bit format instructions include binary operation, control, and conditional branch instructions, and the 32-bit format instructions include load/store, jump, and instructions that handle 16-bit immediate data.


An instruction is actually stored in memory as follows.

- Lower bytes of instruction (including bit 0) → lower address
- Higher bytes of instruction (including bit 15 or bit 31) → higher address

**Caution** Some instructions have an unused field (RFU). This field is reserved for future expansion and must be fixed to 0.


#### (1) reg-reg instruction (Format I)

A 16-bit instruction format having a 6-bit opcode field and two general-purpose register specification fields.




#### (2) imm-reg instruction (Format II)

A 16-bit instruction format having a 6-bit opcode field, 5-bit immediate field, and a general-purpose register specification field.




**(3) Conditional branch instruction (Format III)**

A 16-bit instruction format having a 4-bit opcode field, 4-bit condition code field, and an 8-bit displacement field.




**(4) 16-bit load/store instruction (Format IV)**

A 16-bit instruction format having a 4-bit opcode field, a general-purpose register specification field, and a 7-bit displacement field (or 6-bit displacement field + 1-bit sub-opcode field).




A 16-bit instruction format having a 7-bit opcode field, a general-purpose register specification field, and a 4-bit displacement field.




**(5) Jump instruction (Format V)**

A 32-bit instruction format having a 5-bit opcode field, a general-purpose register specification field, and a 22-bit displacement field.




**(6) 3-operand instruction (Format VI)**

A 32-bit instruction format having a 6-bit opcode field, two general-purpose register specification fields, and a 16-bit immediate field.




**(7) 32-bit load/store instruction (Format VII)**

A 32-bit instruction format having a 6-bit opcode field, two general-purpose register specification fields, and a 16-bit displacement field (or 15-bit displacement field + 1-bit sub-opcode field).




**(8) Bit manipulation instruction (Format VIII)**

A 32-bit instruction format having a 6-bit opcode field, 2-bit sub-opcode field, 3-bit bit specification field, a general-purpose register specification field, and a 16-bit displacement field.




**(9) Extended instruction format 1 (Format IX)**

A 32-bit instruction format having a 6-bit opcode field, 6-bit sub-opcode field, and two general-purpose register specification fields (one field may be register number field (regID) or condition code field (cond)).




**(10) Extended instruction format 2 (Format X)**

A 32-bit instruction format having a 6-bit opcode field and 6-bit sub-opcode field.




**(11) Extended instruction format 3 (Format XI)**

A 32-bit instruction format having a 6-bit opcode field, 6-bit and 1-bit sub-opcode field, and three general-purpose register specification fields.




**(12) Extended instruction format 4 (Format XII)**

A 32-bit instruction format having a 6-bit opcode field, 4-bit and 1-bit sub-opcode field, 10-bit immediate field, and two general-purpose register specification fields.



**(13) Stack manipulation instruction 1 (Format XIII)**

A 32-bit instruction format having a 5-bit opcode field, 5-bit immediate field, 12-bit register list field, and one general-purpose register specification field (or 5-bit sub-opcode field).



## 5.2 Outline of Instructions

### (1) Load instructions

Transfer data from memory to a register. The following instructions (mnemonics) are provided.

#### (a) LD instructions

- LD.B: Load byte
- LD.BU: Load byte unsigned
- LD.H: Load halfword
- LD.HU: Load halfword unsigned
- LD.W: Load word

#### (b) SLD instructions

- SLD.B: Short format load byte
- SLD.BU: Short format load byte unsigned
- SLD.H: Short format load halfword
- SLD.HU: Short format load halfword unsigned
- SLD.W: Short format load word

### (2) Store instructions

Transfer data from register to a memory. The following instructions (mnemonics) are provided.

#### (a) ST instructions

- ST.B: Store byte
- ST.H: Store halfword
- ST.W: Store word

#### (b) SST instructions

- SST.B: Short format store byte
- SST.H: Short format store halfword
- SST.W: Short format store word

### (3) Multiply instructions

Execute multiply processing in 1 to 2 clocks with on-chip hardware multiplier. The following instructions (mnemonics) are provided.

- MUL: Multiply word
- MULH: Multiply halfword
- MULHI: Multiply halfword immediate
- MULU: Multiply word unsigned

**(4) Arithmetic operation instructions**

Add, subtract, divide, transfer, or compare data between registers. The following instructions (mnemonics) are provided.

- ADD: Add
- ADDI: Add immediate
- CMOV: Conditional move
- CMP: Compare
- DIV: Divide word
- DIVH: Divide halfword
- DIVHU: Divide halfword unsigned
- DIVU: Divide word unsigned
- MOV: Move
- MOVEA: Move effective address
- MOVHI: Move high halfword
- SASF: Shift and set flag condition
- SETF: Set flag condition
- SUB: Subtract
- SUBR: Subtract reverse

**(5) Saturated operation instructions**

Execute saturation addition and subtraction. If the result of the operation exceeds the maximum positive value (7FFFFFFFH), 7FFFFFFFH is returned. If the result of the operation exceeds the maximum negative value (80000000H), 80000000H is returned. The following instructions (mnemonics) are provided.

- SATADD: Saturated add
- SATSUB: Saturated subtract
- SATSUBI: Saturated subtract immediate
- SATSUBR: Saturated subtract reverse

**(6) Logical operation instructions**

These instructions include logical operation and shift instructions. The shift instructions include arithmetic shift and logical shift instructions. Operands can be shifted by two or more bit positions in one clock cycle by the on-chip barrel shifter. The following instructions (mnemonics) are provided.

- AND: AND
- ANDI: AND immediate
- BSH: Byte swap halfword
- BSW: Byte swap word
- HSW: Halfword swap word
- NOT: NOT
- OR: OR
- ORI: OR immediate
- SAR: Shift arithmetic right
- SHL: Shift logical left
- SHR: Shift logical right
- SXB: Sign extend byte
- SXH: Sign extend halfword



- TST: Test
- XOR: Exclusive OR
- XORI: Exclusive OR immediate
- ZXB: Zero extend byte
- ZXH: Zero extend halfword

### (7) Branch instructions

These instructions include unconditional branch instructions (JARL, JMP, JR) and a conditional branch instruction (Bcond) that alters the control depending on the status of flags. Program control can be transferred to the address specified by the branch instruction. The following instructions (mnemonics) are provided.

- Bcond (BC, BE, BGE, BGT, BH, BL, BLE, BLT, BN, BNC, BNE, BNH, BNL, BNV, BNZ, BP, BR, BSA, BV, BZ): Branch on condition code
- JARL: Jump and register link
- JMP: Jump register
- JR: Jump relative

### (8) Bit manipulation instructions

Execute a logical operation to bit data in memory. Only the specified bit is affected. The following instructions (mnemonics) are provided.

- CLR1: Clear bit
- NOT1: Not bit
- SET1: Set bit
- TST1: Test bit

### (9) Special instructions

These instructions are instructions not included in the categories of instructions described above. The following instructions (mnemonics) are provided.

- CALLT: Call with table look up
- CTRET: Return from CALLT
- DI: Disable interrupt
- DISPOSE: Function dispose
- EI: Enable interrupt
- HALT: Halt
- LDSR: Load system register
- NOP: No operation
- PREPARE: Function prepare
- RETI: Return from trap or interrupt
- STSR: Store system register
- SWITCH: Jump with table look up
- TRAP: Trap

**(10) Debug function instructions**

These instructions are instructions reserved for the debug function. The following instructions (mnemonics) are provided.

- DBRET: Return from debug trap
- DBTRAP: Debug trap

★ **Caution** Type C products do not support debug function instructions.

### 5.3 Instruction Set

In this section, the mnemonic of each instruction is described divided into the following items.

- **Instruction format:** Indicates the description and operand of the instruction (for symbols, see **Table 5-1**).
- **Operation:** Indicates the function of the instruction (for symbols, see **Table 5-2**).
- **Format:** Indicates the instruction format (see **5.1 Instruction Format**).
- **Opcode:** Indicates the bit field of the instruction opcode (for symbols, see **Table 5-3**).
- **Flag:** Indicates the operation of the flag that is altered after executing the instruction.  
0 indicates clear (reset), 1 indicates set, and – indicates no change.
- **Explanation:** Explains the operation of the instruction.
- **Remark:** Explains the supplementary information of the instruction.
- **Caution:** Indicates the cautions.

**Table 5-1. Instruction Format Conventions**

Symbol	Meaning
reg1	General-purpose register (used as source register)
reg2	General-purpose register (mainly used as destination register. Some are also used as source registers.)
reg3	General-purpose register (mainly used as remainder of division results or higher 32 bits of multiply results)
bit#3	3-bit data for specifying bit number
imm×	×-bit immediate data
disp×	×-bit displacement data
regID	System register number
vector	5-bit data for trap vector (00H to1FH) specification
cccc	4-bit data for condition code specification
sp	Stack pointer (r3)
ep	Element pointer (r30)
list 12	Lists of registers

**Table 5-2. Operation Conventions (1/2)**

Symbol	Meaning
←	Assignment
GR [ ]	General-purpose register
SR [ ]	System register
zero-extend (n)	Zero-extends n to word
sign-extend (n)	Sign-extends n to word
load-memory (a, b)	Reads data of size b from address a
store-memory (a, b, c)	Writes data b of size c to address a
load-memory-bit (a, b)	Reads bit b from address a
store-memory-bit (a, b, c)	Writes c to bit b of address a

Table 5-2. Operation Conventions (2/2)

Symbol	Meaning
saturated (n)	Performs saturation processing of n. If $n \geq 7FFFFFFFH$ as result of calculation, $n = 7FFFFFFFH$ . If $n \geq 80000000H$ as result of calculation, $n = 80000000H$ .
result	Reflects result on flag
Byte	Byte (8 bits)
Halfword	Halfword (16 bits)
Word	Word (32 bits)
+	Add
-	Subtract
	Bit concatenation
×	Multiply
÷	Divide
%	Remainder of division results
AND	And
OR	Or
XOR	Exclusive Or
NOT	Logical negate
logically shift left by	Logical left shift
logically shift right by	Logical right shift
arithmetically shift right by	Arithmetic right shift

Table 5-3. Opcode Conventions

Symbol	Meaning
R	1-bit data of code specifying reg1 or regID
r	1-bit data of code specifying reg2
w	1-bit data of code specifying reg3
d	1-bit data of displacement
l	1-bit data of immediate (indicates higher bits of immediate)
i	1-bit data of immediate
cccc	4-bit data for condition code specification
CCCC	4-bit data for condition code specification of Bcond instruction
bbb	3-bit data for bit number specification
L	1-bit data of code specifying general-purpose register in register list

## &lt;Arithmetic operation instruction&gt;

<b>ADD</b>	<b>Add register/immediate</b>
	<b>Add</b>

**Instruction format** (1) ADD reg1, reg2  
(2) ADD imm5, reg2

**Operation** (1) GR [reg2] ← GR [reg2] + GR [reg1]  
(2) GR [reg2] ← GR [reg2] + sign-extend (imm5)

**Format** (1) Format I  
(2) Format II

**Opcode**

(1) 

15	0
rrrrr	001110RRRRR

(2) 

15	0
rrrrr	010010iiii

**Flag**

CY 1 if a carry occurs from MSB; otherwise, 0.  
 OV 1 if overflow occurs; otherwise, 0.  
 S 1 if the result of an operation is negative; otherwise, 0.  
 Z 1 if the result of an operation is 0; otherwise 0.  
 SAT –

**Explanation**

(1) Adds the word data of general-purpose register reg1 to the word data of general-purpose register reg2, and stores the result in general-purpose register reg2. The data of general-purpose register reg1 is not affected.

(2) Adds 5-bit immediate data, sign-extended to word length, to the word data of general-purpose register reg2, and stores the result in general-purpose register reg2.

## &lt;Arithmetic operation instruction&gt;

**ADDI**

Add immediate

Add Immediate

**Instruction format** ADDI imm16, reg1, reg2**Operation** GR [reg2] ← GR [reg1] + sign-extend (imm16)**Format** Format VI

**Opcode**

15	0	31	16
rrrrr110000RRRRR		iiiiiiiiiiiiiiiiiii	

**Flag**

CY 1 if a carry occurs from MSB; otherwise, 0.  
 OV 1 if overflow occurs; otherwise, 0.  
 S 1 if the result of an operation is negative; otherwise, 0.  
 Z 1 if the result of an operation is 0; otherwise 0.  
 SAT –

**Explanation** Adds 16-bit immediate data, sign-extended to word length, to the word data of general-purpose register reg1, and stores the result in general-purpose register reg2. The data of general-purpose register reg1 is not affected.



## &lt;Logical operation instruction&gt;

**ANDI**

AND immediate

And Immediate

**Instruction format** ANDI imm16, reg1, reg2**Operation** GR [reg2] ← GR [reg1] AND zero-extend (imm16)**Format** Format VI

15	0	31	16
rrrrr110110RRRRR		iiiiiiiiiiiiiiiiiii	

**Flag**

CY	–
OV	0
S	0
Z	1 if the result of an operation is 0; otherwise 0.
SAT	–

**Explanation** ANDs the word data of general-purpose register reg1 with the value of the 16-bit immediate data, zero-extended to word length, and stores the result in general-purpose register reg2. The data of general-purpose register reg1 is not affected.



## &lt;Branch instruction&gt;

**Bcond**

Branch on condition code with 9-bit displacement

Branch on Condition Code

**Instruction format** Bcond disp9**Operation** if conditions are satisfied  
then  $PC \leftarrow PC + \text{sign-extend}(\text{disp9})$ **Format** Format III**Opcode**

15	0
dddd1011dddCCCC	

ddddddd is the higher 8 bits of disp9.

**Flag**  
CY –  
OV –  
S –  
Z –  
SAT –**Explanation** Tests each flag of the PSW specified by the instruction. Branches if a specified condition is satisfied; otherwise, executes the next instruction. The branch destination PC holds the sum of the current PC value and 9-bit displacement, which is 8-bit immediate shifted 1 bit and sign-extended to word length.**Remark** Bit 0 of the 9-bit displacement is masked by 0. The current PC value used for calculation is the address of the first byte of this instruction. If the displacement value is 0, therefore, the branch destination is this instruction itself.

Table 5-4. Bcond Instructions

Instruction		Condition Code (CCCC)	Status of Flag	Branch Condition
Signed integer	BGE	1110	$(S \text{ xor } OV) = 0$	Greater than or equal signed
	BGT	1111	$((S \text{ xor } OV) \text{ or } Z) = 0$	Greater than signed
	BLE	0111	$((S \text{ xor } OV) \text{ or } Z) = 1$	Less than or equal signed
	BLT	0110	$(S \text{ xor } OV) = 1$	Less than signed
Unsigned integer	BH	1011	$(CY \text{ or } Z) = 0$	Higher (Greater than)
	BL	0001	$CY = 1$	Lower (Less than)
	BNH	0011	$(CY \text{ or } Z) = 1$	Not higher (Less than or equal)
	BNL	1001	$CY = 0$	Not lower (Greater than or equal)
Common	BE	0010	$Z = 1$	Equal
	BNE	1010	$Z = 0$	Not equal
Others	BC	0001	$CY = 1$	Carry
	BN	0100	$S = 1$	Negative
	BNC	1001	$CY = 0$	No carry
	BNV	1000	$OV = 0$	No overflow
	BNZ	1010	$Z = 0$	Not zero
	BP	1100	$S = 0$	Positive
	BR	0101	–	Always (unconditional)
	BSA	1101	$SAT = 1$	Saturated
	BV	0000	$OV = 1$	Overflow
	BZ	0010	$Z = 1$	Zero

**Caution**

If executing a conditional branch instruction of a signed integer (BGE, BGT, BLE, or BLT) when the SAT flag is set to 1 as a result of executing a saturated operation instruction, the branch condition loses its meaning. In ordinary operations, if an overflow occurs, the S flag is inverted ( $0 \rightarrow 1$  or  $1 \rightarrow 0$ ). This is because the result is a negative value if it exceeds the maximum positive value and it is a positive value if it exceeds the maximum negative value. However, when a saturated operation instruction is executed, and if the result exceeds the maximum positive value, the result is saturated with a positive value; if the result exceeds the maximum negative value, the result is saturated with a negative value. Unlike the ordinary operation, therefore, the S flag is not inverted even if an overflow occurs. Hence, the S flag is affected differently when the instruction is a saturated operation, as opposed to an ordinary operation. A branch condition which is an XOR of the S and OV flags will therefore have no meaning.

## &lt;Logical operation instruction&gt;

<b>BSH</b>	Byte swap halfword
	Byte Swap Halfword

**Instruction format** BSH reg2, reg3

**Operation** GR [reg3] ← GR [reg2] (23:16) || GR [reg2] (31:24) || GR [reg2] (7:0) || GR [reg2] (15:8)

**Format** Format XII

**Opcode**

15	0 31	16
rrrrr11111100000	wwwww01101000010	

**Flag**

CY 1 if one or more bytes in the lower halfword of the operation result is 0; otherwise 0.  
 OV 0  
 S 1 if the MSB of the word data of the operation result is 1; otherwise, 0.  
 Z 1 if the lower halfword data of the operation result is 0; otherwise, 0.  
 SAT –

**Explanation** Endian translation.

## &lt;Logical operation instruction&gt;

**BSW**

Byte swap word

Byte Swap Word

**Instruction format** BSW reg2, reg3**Operation** GR [reg3] ← GR [reg2] (7:0) || GR [reg2] (15:8) || GR [reg2] (23:16) || GR [reg2] (31:24)**Format** Format XII

15	0	31	16
rrrrr11111100000		wwwww01101000000	

**Flag**

CY 1 if one or more bytes in the word data of the operation result is 0; otherwise 0.  
 OV 0  
 S 1 if the MSB of the word data of the operation result is 1; otherwise, 0.  
 Z 1 if the word data of the operation result is 0; otherwise, 0.  
 SAT –

**Explanation** Endian translation.

## &lt;Special instruction&gt;

<b>CALLT</b>	Call with table look up
	Call with Table Look Up

**Instruction format** CALLT imm6

**Operation**

CTPC  $\leftarrow$  PC + 2 (return PC)  
 CTPSW  $\leftarrow$  PSW  
 adr  $\leftarrow$  CTBP + zero-extend (imm6 logically shift left by 1)  
 PC  $\leftarrow$  CTBP + zero-extend (Load-memory (adr, Halfword))

**Format** Format II

**Opcode**

15	0
0000001000iiiiii	

**Flag**

CY    –  
 OV    –  
 S      –  
 Z      –  
 SAT   –

**Explanation** Performs processing as follows.

- <1> Transfers the restored PC and PSW contents to CTPC and CTPSW.
- <2> Adds the CTBP value and the 6-bit immediate data logically shifted left by 1 bit and zero-extended to word length, to generate a 32-bit table entry address.
- <3> Loads the halfword of the address generated in step <2> and zero-extends to word length.
- <4> Adds the data of step <3> and the CTBP value to generate a 32-bit target address.
- <5> Branches to the target address generated in step <4>.

**Caution** If an interrupt is generated during instruction execution, the execution of that instruction may stop after the end of the read/write cycle. Execution is resumed after returning from the interrupt.


<Bit manipulation instruction>

<b>CLR1</b>	<b>Clear bit</b>
	<b>Clear Bit</b>

**Instruction format** (1) CLR1 bit#3, disp16 [reg1]  
 (2) CLR1 reg2, [reg1]

**Operation** (1)  $adr \leftarrow GR [reg1] + \text{sign-extend} (disp16)$   
 $Z \text{ flag} \leftarrow \text{Not (Load-memory-bit (adr, bit\#3))}$   
 Store-memory-bit (adr, bit#3, 0)  
 (2)  $adr \leftarrow GR [reg1]$   
 $Z \text{ flag} \leftarrow \text{Not (Load-memory-bit (adr, reg2))}$   
 Store-memory-bit (adr, reg2, 0)

**Format** (1) Format VIII  
 (2) Format IX



**Flag** CY –  
 OV –  
 S –  
 Z 1 if bit specified by operands = 0, 0 if bit specified by operands = 1  
 SAT –

**Explanation** (1) Adds the data of general-purpose register reg1 to the 16-bit displacement, sign-extended to word length, to generate a 32-bit address. Then reads the byte data referenced by the generated address, clears the bit specified by the 3-bit bit number, and writes back to the original address.  
 (2) Reads the data of general-purpose register reg1 to generate a 32-bit address. Then reads the byte data referenced by the generated address, clears the bit specified by the data of the lower 3 bits of reg2, and writes back to the original address.

**Remark** The Z flag of the PSW indicates whether the specified bit was a 0 or 1 before this instruction was executed. It does not indicate the content of the specified bit after this instruction has been executed.

## &lt;Arithmetic operation instruction&gt;

<b>CMOV</b>	Conditional move
	Conditional Move

**Instruction format** (1) CMOV cccc, reg1, reg2, reg3  
 (2) CMOV cccc, imm5, reg2, reg3

**Operation** (1) if conditions are satisfied  
 then GR [reg3] ← GR [reg1]  
 else GR [reg3] ← GR [reg2]  
 (2) if conditions are satisfied  
 then GR [reg3] ← sign-extend (imm5)  
 else GR [reg3] ← GR [reg2]

**Format** (1) Format XI  
 (2) Format XII

**Opcode**

15	0	31	16
(1)	rrrrr11111RRRRR	wwww011001cccc0	

15	0	31	16
(2)	rrrrr11111iiii	wwww011000cccc0	

**Flag** CY –  
 OV –  
 S –  
 Z –  
 SAT –

**Explanation** (1) The data of general-purpose register reg1 is transferred to general-purpose register reg3 if the condition specified by condition code “cccc” is satisfied; otherwise, the data of general-purpose register reg2 is transferred to general-purpose register reg3. One of the codes shown in **Table 5-5 Condition Codes** should be specified as the condition code “cccc”.  
 (2) The data of 5-bit immediate, sign-extended to word length, is transferred to general-purpose register reg3 if the condition specified by condition code “cccc” is satisfied; otherwise, the data of general-purpose register reg2 is transferred to general-purpose register reg3. One of the codes shown in **Table 5-5 Condition Codes** should be specified as the condition code “cccc”.

**Remark** See SETF instruction.

## &lt;Arithmetic operation instruction&gt;

<b>CMP</b>	Compare register/immediate (5-bit)
	<b>Compare</b>

**Instruction format** (1) CMP reg1, reg2  
(2) CMP imm5, reg2

**Operation** (1) result  $\leftarrow$  GR [reg2] – GR [reg1]  
(2) result  $\leftarrow$  GR [reg2] – sign-extend (imm5)

**Format** (1) Format I  
(2) Format II

**Opcode**

(1) 

15	0
rrrrr	001111RRRRR

(2) 

15	0
rrrrr	010011iiii

**Flag**

CY 1 if a borrow to MSB occurs; otherwise, 0.  
 OV 1 if overflow occurs; otherwise 0.  
 S 1 if the result of the operation is negative; otherwise, 0.  
 Z 1 if the result of the operation is 0; otherwise, 0.  
 SAT –

**Explanation**

(1) Compares the word data of general-purpose register reg2 with the word data of general-purpose register reg1, and indicates the result by using the flags of the PSW. To compare, the contents of general-purpose register reg1 are subtracted from the word data of general-purpose register reg2. The data of general-purpose registers reg1 and reg2 is not affected.

(2) Compares the word data of general-purpose register reg2 with 5-bit immediate data, sign-extended to word length, and indicates the result by using the flags of the PSW. To compare, the contents of the sign-extended immediate data are subtracted from the word data of general-purpose register reg2. The data of general-purpose register reg2 is not affected.



## &lt;Special instruction&gt;

<b>CTRET</b>	Return from CALLT
	Return from CALLT

**Instruction format** CTRET

**Operation** PC ← CTPC  
PSW ← CTPSW

**Format** Format X

**Opcode**

15	0	31	16
0000011111100000		0000000101000100	

**Flag**

CY Value read from CTPSW is restored.  
 OV Value read from CTPSW is restored.  
 S Value read from CTPSW is restored.  
 Z Value read from CTPSW is restored.  
 SAT Value read from CTPSW is restored.

**Explanation** Fetches the restored PC and PSW from the appropriate system register and returns from the routine called by CALLT instruction. The operations of this instruction are as follows.

- (1) The restored PC and PSW are read from CTPC and CTPSW.
- (2) Once the PC and PSW are restored to the return values, control is transferred to the return address.

## &lt;Debug function instruction&gt;

<b>DBRET</b>	Return from debug trap
	Return from debug trap

**Instruction format** DBRET

**Operation** PC ← DBPC  
PSW ← DBPSW

**Format** Format X

**Opcode**

15	0	31	16
0000011111110000		0000000101000110	

**Flag**

CY Value read from DBPSW is restored.  
 OV Value read from DBPSW is restored.  
 S Value read from DBPSW is restored.  
 Z Value read from DBPSW is restored.  
 SAT Value read from DBPSW is restored.

**Explanation** Fetches the restored PC and PSW from the appropriate system register and returns from debug mode.

**Caution** (1) Because the DBRET instruction is for debugging, it is essentially used by debug tools. When a debug tool is using this instruction, therefore, use of it in the application may cause a malfunction.

★ (2) Type C products do not support the DBRET instruction.

## &lt;Debug function instruction&gt;

<b>DBTRAP</b>	Debug trap
	Debug trap

**Instruction format** DBTRAP

**Operation**

DBPC  $\leftarrow$  PC + 2 (restored PC)  
 DBPSW  $\leftarrow$  PSW  
 PSW.NP  $\leftarrow$  1  
 PSW.EP  $\leftarrow$  1  
 PSW.ID  $\leftarrow$  1  
 PC  $\leftarrow$  00000060H

**Format** Format I

**Opcode**

15	0
1111100001000000	

**Flag**

CY    –  
 OV    –  
 S      –  
 Z      –  
 SAT   –

**Explanation**

Saves the contents of the restored PC (address of the instruction following the DBTRAP instruction) and the PSW to DBPC and DBPSW, respectively, and sets the NP, EP, and ID flags of the PSW to 1.

Next, the handler address (00000060H) of the exception trap is set to the PC, and control shifts to the PC. PSW flags other than NP, EP, and ID flags are unaffected.

Note that the value saved to DBPC is the address of the instruction following the DBTRAP instruction.

**Caution**

(1) Because the DBTRAP instruction is for debugging, it is essentially used by debug tools. When a debug tool is using this instruction, therefore, use of it in the application may cause a malfunction.

★ (2) Type C products do not support the DBTRAP instruction.

## &lt;Special instruction&gt;

<b>DI</b>	<b>Disable interrupt</b>
	<b>Disable Interrupt</b>

**Instruction format** DI

**Operation** PSW.ID ← 1 (Disables maskable interrupt)

**Format** Format X

**Opcode**

15	0	31	16
0000011111100000		0000000101100000	

**Flag**

CY	–
OV	–
S	–
Z	–
SAT	–
ID	1

**Explanation** Sets the ID flag of the PSW to 1 to disable the acknowledgment of maskable interrupts during execution of this instruction.

**Remark** Interrupts are not sampled during execution of this instruction. The PSW flag actually becomes valid at the start of the next instruction. But because interrupts are not sampled during instruction execution, interrupts are immediately disabled. Non-maskable interrupts (NMI) are not affected by this instruction.


<Special instruction>

<b>DISPOSE</b>	<b>Function dispose</b>
	<b>Function Dispose</b>

**Instruction format** (1) DISPOSE imm5, list12  
 (2) DISPOSE imm5, list12, [reg1]


**Operation** (1)  $sp \leftarrow sp + \text{zero-extend}(\text{imm5 logically shift left by } 2)$   
 $GR[\text{reg in list12}] \leftarrow \text{Load-memory}(sp, \text{Word})$   
 $sp \leftarrow sp + 4$   
 repeat 2 steps above until all regs in list12 are loaded  
 (2)  $sp \leftarrow sp + \text{zero-extend}(\text{imm5 logically shift left by } 2)$   
 $GR[\text{reg in list12}] \leftarrow \text{Load-memory}(sp, \text{Word})$   
 $sp \leftarrow sp + 4$   
 repeat 2 states above until all regs in list12 are loaded  
 $PC \leftarrow GR[\text{reg1}]$

**Format** Format XIII



RRRRR must not be 00000.

LLLLLLLLLLLLL indicates the bit value corresponding to the register list (list12) (for example, “L” of bit 21 in an opcode indicates the value of bit 21 of list12). list12 is a 32-bit register list defined as follows.



Bits 31 to 21 and bit 0 correspond to each bit of the general-purpose registers (r21 to r31). The register corresponding to the set bit (1) is specified as the manipulation target. For example, when r20 and r30 are specified, list12 values are as follows (the set values of bits 20 to 1 to which registers do not correspond can be 0 or 1 (don't care)).

- If the values of all the bits to which registers do not correspond are set to 0: 08000001H
- If the values of all the bits to which registers do not correspond are set to 1: 081FFFFFFH

<b>Flag</b>	CY – OV – S – Z – SAT –
<b>Explanation</b>	<p>(1) Adds the data of 5-bit immediate imm5, logically shifted left by 2 and zero-extended to word length, to sp. Then pops (loads data from the address specified by sp and adds 4 to sp) the general-purpose registers listed in list12. Bit 0 of the address is masked by 0.</p> <p>(2) Adds the data of 5-bit immediate imm5, logically shifted left by 2 and zero-extended to word length, to sp. Then pops (loads data from the address specified by sp and adds 4 to sp) the general-purpose registers listed in list12, transfers control to the address specified by general-purpose register reg1. Bit 0 of the address is masked by 0.</p>
<b>Remark</b>	<p>The general-purpose registers in list12 are loaded in the downward direction (r31, r30, ... r20). The 5-bit immediate imm5 is used to restore a stack frame for auto variables and temporary data.</p> <p>The lower 2 bits of the address specified by sp are always masked by 0 even if misaligned access is enabled.</p> <p>If an interrupt occurs before updating sp, execution is aborted, and the interrupt is serviced. Upon returning from the interrupt, the execution is restarted from the beginning, with the return address being the address of this instruction (sp will retain its original value prior to the start of execution).</p>
<b>Caution</b>	<p>If an interrupt is generated during instruction execution, due to manipulation of the stack, the execution of that instruction may stop after the read/write cycle and register value rewriting are complete. Execution is resumed after returning from the interrupt.</p>

## &lt;Arithmetic operation instruction&gt;

<b>DIV</b>	<b>Divide word</b>
	<b>Divide Word</b>

**Instruction format** DIV reg1, reg2, reg3

**Operation** GR [reg2] ← GR [reg2] ÷ GR [reg1]  
GR [reg3] ← GR [reg2] % GR [reg1]

**Format** Format XI

**Opcode**

15	0	31	16
rrrrr11111RRRRR		www01011000000	

**Flag**

CY –

OV 1 if overflow occurs; otherwise, 0.

S 1 if the result of an operation is negative; otherwise, 0.

Z 1 if the result of an operation is 0; otherwise, 0.

SAT –

**Explanation** Divides the word data of general-purpose register reg2 by the word data of general-purpose register reg1, and stores the quotient in general-purpose register reg2, and the remainder in general-purpose register reg3. If the data is divided by 0, overflow occurs, and the quotient is undefined. The data of general-purpose register reg1 is not affected.

**Remark** Overflow occurs when the maximum negative value (80000000H) is divided by –1 (in which case the quotient is 80000000H) and when data is divided by 0 (in which case the quotient is undefined).

If an interrupt occurs while this instruction is being executed, execution is aborted, and the interrupt is serviced. Upon returning from the interrupt, the execution is restarted from the beginning, with the return address being the address of this instruction. Also, general-purpose registers reg1 and reg2 will retain their original values prior to the start of execution.

If the address of reg2 is the same as the address of reg3, the remainder is stored in reg2 (= reg3).

## &lt;Arithmetic operation instruction&gt;

**DIVH**

Divide halfword

Divide Halfword

<b>Instruction format</b>	(1) DIVH reg1, reg2 (2) DIVH reg1, reg2, reg3									
<b>Operation</b>	(1) $GR [reg2] \leftarrow GR [reg2] \div GR [reg1]$ (2) $GR [reg2] \leftarrow GR [reg2] \div GR [reg1]$ $GR [reg3] \leftarrow GR [reg2] \% GR [reg1]$									
<b>Format</b>	(1) Format I (2) Format XI									
<b>Opcode</b>	(1) <table border="1" style="display: inline-table; border-collapse: collapse;"><tr><td style="text-align: center;">15</td><td style="text-align: center;">0</td></tr><tr><td style="text-align: center;">rrrrr000010RRRR</td></tr></table>  (2) <table border="1" style="display: inline-table; border-collapse: collapse;"><tr><td style="text-align: center;">15</td><td style="text-align: center;">0</td><td style="text-align: center;">31</td><td style="text-align: center;">16</td></tr><tr><td style="text-align: center;">rrrrr111111RRRR</td><td style="text-align: center;">www0101000000</td></tr></table>	15	0	rrrrr000010RRRR	15	0	31	16	rrrrr111111RRRR	www0101000000
15	0									
rrrrr000010RRRR										
15	0	31	16							
rrrrr111111RRRR	www0101000000									
<b>Flag</b>	CY    – OV    1 if overflow occurs; otherwise, 0. S     1 if the result of an operation is negative; otherwise, 0. Z     1 if the result of an operation is 0; otherwise, 0. SAT   –									
<b>Explanation</b>	(1) Divides the word data of general-purpose register reg2 by the lower halfword data of general-purpose register reg1, and stores the quotient in general-purpose register reg2. If the data is divided by 0, overflow occurs, and the quotient is undefined. The data of general-purpose register reg1 is not affected. (2) Divides the word data of general-purpose register reg2 by the lower halfword data of general-purpose register reg1, and stores the quotient in general-purpose register reg2 and the remainder in general-purpose register reg3. If the data is divided by 0, overflow occurs, and the quotient is undefined. The data of general-purpose register reg1 is not affected.									
<b>Remark</b>	(1) The remainder is not stored. Overflow occurs when the maximum negative value (8000000H) is divided by –1 (in which case the quotient is 8000000H) and when data is divided by 0 (in which case the quotient is undefined). If an interrupt occurs while this instruction is being executed, execution is aborted, and the interrupt is serviced. Upon returning from the interrupt, the execution is restarted from the beginning, with the return address being the address of this instruction. Also, general-purpose registers reg1 and reg2 will retain their original values prior to the start of execution. Do not specify r0 as the destination register reg2. The higher 16 bits of general-purpose register reg1 are ignored when division is executed.									



- (2) Overflow occurs when the maximum negative value (80000000H) is divided by  $-1$  (in which case the quotient is 80000000H) and when data is divided by 0 (in which case the quotient is undefined).

If an interrupt occurs while this instruction is being executed, execution is aborted, and the interrupt is serviced. Upon returning from the interrupt, the execution is restarted from the beginning, with the return address being the address of this instruction. Also, general-purpose registers reg1 and reg2 will retain their original values prior to the start of execution.

The higher 16 bits of general-purpose register reg1 are ignored when division is executed. If the address of reg2 is the same as the address of reg3, the remainder is stored in reg2 (= reg3).

## &lt;Arithmetic operation instruction&gt;

**DIVHU**

Divide halfword unsigned

Divide Halfword Unsigned

**Instruction format** DIVHU reg1, reg2, reg3**Operation**  
GR [reg2] ← GR [reg2] ÷ GR [reg1]  
GR [reg3] ← GR [reg2] % GR [reg1]**Format** Format XI**Opcode**

15	0	31	16
rrrrr111111RRRRR		wwwww01010000010	

**Flag**  
CY –  
OV 1 if overflow occurs; otherwise, 0.  
S 1 if the MSB of the word data of the operation result is 1; otherwise, 0.  
Z 1 if the result of an operation is 0; otherwise, 0.  
SAT –**Explanation** Divides the word data of general-purpose register reg2 by the lower halfword data of general-purpose register reg1, and stores the quotient in general-purpose register reg2, and the remainder in general-purpose register reg3. If the data is divided by 0, overflow occurs, and the quotient is undefined. The data of general-purpose register reg1 is not affected.**Remark** Overflow occurs when data is divided by 0 (in which case the quotient is undefined). If an interrupt occurs while this instruction is being executed, execution is aborted, and the interrupt is serviced. Upon returning from the interrupt, the execution is restarted from the beginning, with the return address being the address of this instruction. Also, general-purpose registers reg1 and reg2 will retain their original values prior to the start of execution. If the address of reg2 is the same as the address of reg3, the remainder is stored in reg2 (= reg3).

## &lt;Arithmetic operation instruction&gt;

<b>DIVU</b>	Divide word unsigned
	Divide Word Unsigned

**Instruction format** DIVU reg1, reg2, reg3

**Operation**  
 $GR [reg2] \leftarrow GR [reg2] \div GR [reg1]$   
 $GR [reg3] \leftarrow GR [reg2] \% GR [reg1]$

**Format** Format XI

**Opcode**

15	0	31	16
rrrrr11111RRRRR		www01011000010	

**Flag**

CY –

OV 1 if overflow occurs; otherwise, 0.

S 1 if the MSB of the word data of the operation result is 1; otherwise, 0.

Z 1 if the result of an operation is 0; otherwise, 0.

SAT –

**Explanation** Divides the word data of general-purpose register reg2 by the word data of general-purpose register reg1, and stores the quotient in general-purpose register reg2, and the remainder in general-purpose register reg3. If the data is divided by 0, overflow occurs, and the quotient is undefined. The data of general-purpose register reg1 is not affected.

**Remark** Overflow occurs when data is divided by 0 (in which case the quotient is undefined). If an interrupt occurs while this instruction is being executed, execution is aborted, and the interrupt is serviced. Upon returning from the interrupt, the execution is restarted from the beginning, with the return address being the address of this instruction. Also, general-purpose registers reg1 and reg2 will retain their original values prior to the start of execution. If the address of reg2 is the same as the address of reg3, the remainder is stored in reg2 (= reg3).

## &lt;Special instruction&gt;

<b>EI</b>	Enable interrupt  Enable Interrupt
-----------	--

**Instruction format** EI

**Operation** PSW.ID ← 0 (enables maskable interrupt)

**Format** Format X

**Opcode**

15	0	31	16
10000111111100000		0000000101100000	

**Flag**

CY	–
OV	–
S	–
Z	–
SAT	–
ID	0

**Explanation** Clears the ID flag of the PSW to 0 and enables the acknowledgment of maskable interrupts beginning at the next instruction.

**Remark** Interrupts are not sampled during instruction execution.

## &lt;Special instruction&gt;

<b>HALT</b>	<b>Halt</b>
	<b>Halt</b>

**Instruction format**    HALT

**Operation**            Halts

**Format**                Format X

**Opcode**

15	0	31	16
0000011111100000		0000000100100000	

**Flag**

CY	–
OV	–
S	–
Z	–
SAT	–

**Explanation**        Stops the operating clock of the CPU and places the CPU in the HALT mode.

**Remark**                The HALT mode is exited by any of the following three events.

- Reset input
- Non-maskable interrupt request (NMI input)
- Unmasked maskable interrupt request (when ID of PSW = 0)

If an interrupt is acknowledged in the HALT mode, the address of the following instruction is stored in EIPC or FEPC.

## &lt;Logical operation instruction&gt;

<b>HSW</b>	Halfword swap word
	Halfword Swap Word

**Instruction format** HSW reg2, reg3

**Operation** GR [reg3] ← GR [reg2] (15:0) || GR [reg2] (31:16)

**Format** Format XII

**Opcode**

15	0	31	16
rrrrr11111100000		wwwww01101000100	

**Flag**

CY 1 if one or more halfwords in the word data of the operation result is 0; otherwise 0.  
 OV 0  
 S 1 if the MSB of the word data of the operation result is 1; otherwise, 0.  
 Z 1 if the word data of the operation result is 0; otherwise, 0.  
 SAT –

**Explanation** Endian translation.

## &lt;Branch instruction&gt;

**JARL**

Jump and register link

Jump and Register Link

**Instruction format** JARL disp22, reg2**Operation** GR [reg2]  $\leftarrow$  PC + 4  
PC  $\leftarrow$  PC + sign-extend (disp22)**Format** Format V

15	0	31	16
rrrrr11110	dddddd	ddddddddddddddd0	

ddddddddddddddddddd is the higher 21 bits of disp22.

**Flag**

CY –  
OV –  
S –  
Z –  
SAT –

**Explanation** Saves the current PC value plus 4 to general-purpose register reg2, adds the current PC value and 22-bit displacement, sign-extended to word length, and transfers control to the PC. Bit 0 of the 22-bit displacement is masked by 0.

**Remark** The current PC value used for calculation is the address of the first byte of this instruction. If the displacement value is 0, the branch destination is this instruction itself. This instruction is equivalent to a call subroutine instruction, and saves the restored PC address to general-purpose register reg2. The JMP instruction, which is equivalent to a subroutine-return instruction, can be used to specify the general-purpose register containing the return address saved during the JARL subroutine-call instruction as reg1, to restore the program counter.

## &lt;Branch instruction&gt;

<b>JMP</b>	Jump register
	Jump Register

**Instruction format** JMP [reg1]

**Operation** PC ← GR [reg1]

**Format** Format I

**Opcode**

15	0
00000000011RRRRR	

**Flag**

CY	–
OV	–
S	–
Z	–
SAT	–

**Explanation** Transfers control to the address specified by general-purpose register reg1. Bit 0 of the address is masked by 0.

**Remark** When using this instruction as the subroutine-return instruction, specify the general-purpose register containing the return address saved during the JARL subroutine-call instruction, to restore the program counter. When using the JARL instruction, which is equivalent to the subroutine-call instruction, store the PC return address in general-purpose register reg2.



<Branch instruction>

JR	Jump relative
	Jump Relative

**Instruction format** JR disp22

**Operation** PC ← PC + sign-extend (disp22)

**Format** Format V

**Opcode**

15	0	31	16
0000011110	dddddd	ddddddddddddddd	0

ddddddddddddddddddd is the higher 21 bits of disp22.

**Flag**

- CY -
- OV -
- S -
- Z -
- SAT -

**Explanation** Adds the 22-bit displacement, sign-extended to word length, to the current PC value and stores the value in the PC, and then transfers control to the PC. Bit 0 of the 22-bit displacement is masked by 0.

**Remark** The current PC value used for the calculation is the address of the first byte of this instruction itself. Therefore, if the displacement value is 0, the jump destination is this instruction.


<Load instruction>

<b>LD.B</b>	<b>Load byte</b>
<b>Load</b>	

**Instruction format** LD.B disp16 [reg1], reg2

**Operation** adr ← GR [reg1] + sign-extend (disp16)  
 GR [reg2] ← sign-extend (Load-memory (adr, Byte))

**Format** Format VII



**Flag**

CY	–
OV	–
S	–
Z	–
SAT	–

**Explanation** Adds the data of general-purpose register reg1 to a 16-bit displacement sign-extended to word length to generate a 32-bit address. Byte data is read from the generated address, sign-extended to word length, and stored in general-purpose register reg2.

**Remark** If an interrupt occurs during instruction execution, execution is aborted, and the interrupt is serviced. Upon returning from the interrupt, the execution is restarted from the beginning, with the return address being the address of this instruction.

★ [For type D, E, and F products]  
 Depending on the resource to be accessed (internal ROM, internal RAM, on-chip peripheral I/O, external memory), the bus cycle may be switched (this will not occur if the same resource is accessed).

★ [For type A, B, and C products]  
 The bus cycle sequence for accessing the different resources connected to each bus (VFB, VDB, VSB, NPB, instruction cache bus, data cache bus) may be switched (this will not occur if the same bus is accessed).

## &lt;Load instruction&gt;

<b>LD.BU</b>	Load byte unsigned
	<b>Load</b>

**Instruction format** LD.BU disp16 [reg1], reg2

**Operation** adr ← GR [reg1] + sign-extend (disp16)  
GR [reg2] ← zero-extend (Load-memory (adr, Byte))

**Format** Format VII

**Opcode**

15	0	31	16
rrrrr	11110	bRRRRR	dddddddddddddd1

ddddddddddddddd is the higher 15 bits of disp16. b is the bit 0 of disp16.

**Flag**

CY	–
OV	–
S	–
Z	–
SAT	–

**Explanation** Adds the data of general-purpose register reg1 to a 16-bit displacement sign-extended to word length to generate a 32-bit address. Byte data is read from the generated address, zero-extended to word length, and stored in general-purpose register reg2.

**Remark** If an interrupt occurs during instruction execution, execution is aborted, and the interrupt is serviced. Upon returning from the interrupt, the execution is restarted from the beginning, with the return address being the address of this instruction.

★ [For type D, E, and F products]  
Depending on the resource to be accessed (internal ROM, internal RAM, on-chip peripheral I/O, external memory), the bus cycle may be switched (this will not occur if the same resource is accessed).

★ [For type A, B, and C products]  
The bus cycle sequence for accessing the different resources connected to each bus (VFB, VDB, VSB, NPB, instruction cache bus, data cache bus) may be switched (this will not occur if the same bus is accessed).

## &lt;Load instruction&gt;

<b>LD.H</b>	<b>Load halfword</b>
	<b>Load</b>

**Instruction format** LD.H disp16 [reg1], reg2

**Operation**  $adr \leftarrow GR [reg1] + \text{sign-extend} (disp16)$   
 $GR [reg2] \leftarrow \text{sign-extend} (\text{Load-memory} (adr, \text{Halfword}))$

**Format** Format VII

**Opcode**

15	0	31	16
rrrrr	111001	RRRRR	dddddddddddddd0

ddddddddddddddd is the higher 15 bits of disp16.

**Flag**

CY	–
OV	–
S	–
Z	–
SAT	–

**Explanation** Adds the data of general-purpose register reg1 to a 16-bit displacement sign-extended to word length to generate a 32-bit address. Halfword data is read from the generated address, sign-extended to word length, and stored in general-purpose register reg2.

**Caution** The result of adding the data of general-purpose register reg1 and the 16-bit displacement sign-extended to word length can be of two types depending on the type of data to be accessed (halfword, word), and the misalign mode setting.

- Lower bits are masked to 0 and address is generated (when misaligned access is disabled)
  - Lower bits are not masked and address is generated (when misaligned access is enabled)
- ★ (when misaligned access is enabled in type D, E, and F products)

For details on misaligned access, see **3.3 Data Alignment**.

**Remark** If an interrupt occurs during instruction execution, execution is aborted, and the interrupt is serviced. Upon returning from the interrupt, the execution is restarted from the beginning, with the return address being the address of this instruction.

★ [For type D, E, and F products]  
Depending on the resource to be accessed (internal ROM, internal RAM, on-chip peripheral I/O, external memory), the bus cycle may be switched (this will not occur if the same resource is accessed).

★ [For type A, B, and C products]  
The bus cycle sequence for accessing the different resources connected to each bus (VFB, VDB, VSB, NPB, instruction cache bus, data cache bus) may be switched (this will not occur if the same bus is accessed).


<Load instruction>

<b>LD.HU</b>	Load halfword unsigned
<b>Load</b>	

**Instruction format** LD.HU disp16 [reg1], reg2

**Operation** adr ← GR [reg1] + sign-extend (disp16)  
 GR [reg2] ← zero-extend (Load-memory (adr, Halfword))

**Format** Format VII



ddddddddddddddd is the higher 15 bits of disp16.

**Flag**

CY	–
OV	–
S	–
Z	–
SAT	–

**Explanation** Adds the data of general-purpose register reg1 to a 16-bit displacement sign-extended to word length to generate a 32-bit address. Halfword data is read from the generated address, zero-extended to word length, and stored in general-purpose register reg2.

**Caution** The result of adding the data of general-purpose register reg1 and the 16-bit displacement sign-extended to word length can be of two types depending on the type of data to be accessed (halfword, word), and the misalign mode setting.

- Lower bits are masked to 0 and address is generated (when misaligned access is disabled)
  - Lower bits are not masked and address is generated (when misaligned access is enabled)
- ★ (when misaligned access is enabled for the type D, E, and F products)

For details on misaligned access, see **3.3 Data Alignment**.

**Remark** If an interrupt occurs during instruction execution, execution is aborted, and the interrupt is serviced. Upon returning from the interrupt, the execution is restarted from the beginning, with the return address being the address of this instruction.

★ [For type D, E, and F products]  
Depending on the resource to be accessed (internal ROM, internal RAM, on-chip peripheral I/O, external memory), the bus cycle may be switched (this will not occur if the same resource is accessed).

★ [For type A, B, and C products]  
The bus cycle sequence for accessing the different resources connected to each bus (VFB, VDB, VSB, NPB, instruction cache bus, data cache bus) may be switched (this will not occur if the same bus is accessed).

## &lt;Load instruction&gt;

<b>LD.W</b>	Load word
	Load

**Instruction format** LD.W disp16 [reg1], reg2

**Operation** adr ← GR [reg1] + sign-extend (disp16)  
GR [reg2] ← Load-memory (adr, Word)

**Format** Format VII

**Opcode**

15	0	31	16
rrrrr	111001	RRRRR	ddddddddddddddd1

ddddddddddddddd is the higher 15 bits of disp16.

**Flag**

CY	–
OV	–
S	–
Z	–
SAT	–

**Explanation** Adds the data of general-purpose register reg1 to a 16-bit displacement sign-extended to word length to generate a 32-bit address. Word data is read from the generated address, and stored in general-purpose register reg2.

**Caution** The result of adding the data of general-purpose register reg1 and the 16-bit displacement sign-extended to word length can be of two types depending on the type of data to be accessed (halfword, word), and the misalign mode setting.

- Lower bits are masked to 0 and address is generated (when misaligned access is disabled)
  - Lower bits are not masked and address is generated (when misaligned access is enabled)
- ★ (when misaligned access is enabled for the type D, E, and F products)

For details on misaligned access, see **3.3 Data Alignment**.



**Remark** If an interrupt occurs during instruction execution, execution is aborted, and the interrupt is processed. Upon returning from the interrupt, the execution is restarted from the beginning, with the return address being the address of this instruction.

★ [For type D, E, and F products]  
Depending on the resource to be accessed (internal ROM, internal RAM, on-chip peripheral I/O, external memory), the bus cycle may be switched (this will not occur if the same resource is accessed).

★ [For type A, B, and C products]  
The bus cycle sequence for accessing the different resources connected to each bus (VFB, VDB, VSB, NPB, instruction cache bus, data cache bus) may be switched (this will not occur if the same bus is accessed).

## &lt;Special instruction&gt;

<b>LDSR</b>	Load to system register
	Load to System Register

**Instruction format** LDSR reg2, regID

**Operation** SR [regID] ← GR [reg2]

**Format** Format IX

**Opcode**

15	0	31	16
rrrrr111111RRRRR		0000000000100000	

**Caution** The source register in this instruction is represented by reg2 for convenience in describing its mnemonic. In the opcode, however, the reg1 field is used for the source register. Unlike other instructions, therefore, the register specified in the mnemonic description has a different meaning in the opcode.

rrrrr: regID specification

RRRRR: reg2 specification

**Flag**

- CY – (See **Remark** below.)
- OV – (See **Remark** below.)
- S – (See **Remark** below.)
- Z – (See **Remark** below.)
- SAT – (See **Remark** below.)

**Explanation** Loads the word data of general-purpose register reg2 to a system register specified by the system register number (regID). The data of general-purpose register reg2 is not affected.

**Remark** If the system register number (regID) is equal to 5 (PSW register), the values of the corresponding bits of the PSW are set according to the contents of reg2. Also, interrupts are not sampled when the PSW is being written with a new value. If the ID flag is enabled with this instruction, interrupt disabling begins at the start of execution, even though the ID flag does not become valid until the beginning of the next instruction.

**Caution** The system register number regID is a number which identifies a system register. Accessing system registers which are reserved or write-prohibited is prohibited and will lead to undefined results.

## &lt;Arithmetic operation instruction&gt;

<b>MOV</b>	Move register/immediate (5-bit)/immediate (32-bit)
	<b>Move</b>

**Instruction format**

- (1) MOV reg1, reg2
- (2) MOV imm5, reg2
- (3) MOV imm32, reg1

**Operation**

- (1) GR [reg2] ← GR [reg1]
- (2) GR [reg2] ← sign-extend (imm5)
- (3) GR [reg1] ← imm32

**Format**

- (1) Format I
- (2) Format II
- (3) Format VI

**Opcode**

- (1)

15	0
rrrrr	00000RRRRR
- (2)

15	0
rrrrr	010000iiii
- (3)

15	0	31	16	47	32
00000110001	RRRRR	iiiiiiiiiiiiiiii	IIIIIIIIIIIIIIII	IIIIIIIIIIIIIIII	IIIIIIIIIIIIIIII

i (bits 31 to 16) refers to the lower 16 bits of 32-bit immediate data.

I (bits 47 to 32) refers to the higher 16 bits of 32-bit immediate data.

**Flag**

CY -

OV -

S -

Z -

SAT -

**Explanation**

- (1) Transfers the word data of general-purpose register reg1 to general-purpose register reg2. The data of general-purpose register reg1 is not affected.
- (2) Transfers the value of a 5-bit immediate data, sign-extended to word length, to general-purpose register reg2.  
Do not specify r0 as the destination register reg2.
- (3) Transfers the value of a 32-bit immediate data to general-purpose register reg1.

## &lt;Arithmetic operation instruction&gt;

**MOVEA**

Move effective address

Move Effective Address

**Instruction format** MOVEA imm16, reg1, reg2**Operation** GR [reg2] ← GR [reg1] + sign-extend (imm16)**Format** Format VI

15	0	31	16
rrrrr110001RRRRR		iiiiiiiiiiiiiiiiiii	

**Flag**

CY –

OV –

S –

Z –

SAT –

**Explanation** Adds the 16-bit immediate data, sign-extended to word length, to the word data of general-purpose register reg1, and stores the result in general-purpose register reg2. The data of general-purpose register reg1 is not affected. The flags are not affected by the addition. Do not specify r0 as the destination register reg2.

**Remark** This instruction calculates a 32-bit address and stores the result without affecting the PSW flags.

## &lt;Arithmetic operation instruction&gt;

<b>MOVHI</b>	Move high halfword  Move High Halfword
--------------	--

**Instruction format** MOVHI imm16, reg1, reg2

**Operation** GR [reg2] ← GR [reg1] + (imm16 || 0<sup>16</sup>)

**Format** Format VI

**Opcode**

15	0	31	16
rrrrr110010RRRRR	iiiiiiiiiiiiiiiiiii		

**Flag**

CY	–
OV	–
S	–
Z	–
SAT	–

**Explanation** Adds a word data whose higher 16 bits are specified by the 16-bit immediate data and lower 16 bits are 0 to the word data of general-purpose register reg1 and stores the result in general-purpose register reg2. The data of general-purpose register reg1 is not affected. The flags are not affected by the addition. Do not specify r0 as the destination register reg2.

**Remark** This instruction is used to generate the higher 16 bits of a 32-bit address.

## &lt;Multiply instruction&gt;

Multiply word by register/immediate (9-bit)

**MUL**

Multiply Word

- Instruction format**
- (1) MUL reg1, reg2, reg3
  - (2) MUL imm9, reg2, reg3

- Operation**
- (1) GR [reg3] || GR [reg2] ← GR [reg2] × GR [reg1]
  - (2) GR [reg3] || GR [reg2] ← GR [reg2] × sign-extend (imm9)

- Format**
- (1) Format XI
  - (2) Format XII

- Opcode**
- (1) 

	15		0		31		16
rrrrr111111RRRRR							wwwww01000100000
  - (2) 

	15		0		31		16
rrrrr111111iiii							wwwww01001IIII00

iiii is the lower 5 bits of 9-bit immediate data.

IIII is the higher 4 bits of 9-bit immediate data.

- Flag**
- CY –
  - OV –
  - S –
  - Z –
  - SAT –

- Explanation**
- ★ (1) Multiplies the word data of general-purpose register reg2 by the word data of general-purpose register reg1, and stores the higher 32 bits of the result (64-bit data) in general-purpose register reg3 and the lower 32 bits in general-purpose register reg2. The data of general-purpose register reg1 is not affected.
  - ★ (2) Multiplies the word data of general-purpose register reg2 by a 9-bit immediate data, sign-extended to word length, and stores the higher 32 bits of the result (64-bit data) in general-purpose registers reg3 and the lower 32 bits in general-purpose register reg2.

- Remark**
- If the address of reg2 is the same as the address of reg3, the higher 32 bits of the result are stored in reg2 (= reg3).

★ **Caution** In the “`MUL reg1, reg2, reg3`” instruction, do not use registers in combinations that satisfy all the following conditions. If the instruction is executed with all the following conditions satisfied, the operation is not guaranteed.

- `reg1 = reg3`
- `reg1 ≠ reg2`
- `reg1 ≠ r0`
- `reg3 ≠ r0`

## &lt;Multiply instruction&gt;

Multiply halfword by register/immediate (5-bit)

**MULH**

Multiply Halfword

**Instruction format** (1) MULH reg1, reg2  
 (2) MULH imm5, reg2

**Operation** (1) GR [reg2] (32)  $\leftarrow$  GR [reg2] (16)  $\times$  GR [reg1] (16)  
 (2) GR [reg2]  $\leftarrow$  GR [reg2]  $\times$  sign-extend (imm5)

**Format** (1) Format I  
 (2) Format II

**Opcode**

(1) 

15	0
rrrrr000111RRRR	

(2) 

15	0
rrrrr010111iiii	

**Flag** CY –  
 OV –  
 S –  
 Z –  
 SAT –

**Explanation** (1) Multiplies the lower halfword data of general-purpose register reg2 by the halfword data of general-purpose register reg1, and stores the result in general-purpose register reg2 as word data.  
 The data of general-purpose register reg1 is not affected.  
 Do not specify r0 as the destination register reg2.

(2) Multiplies the lower halfword data of general-purpose register reg2 by a 5-bit immediate data, sign-extended to halfword length, and stores the result in general-purpose register reg2.  
 Do not specify r0 as the destination register reg2.

**Remark** The higher 16 bits of general-purpose registers reg1 and reg2 are ignored in this operation.



## &lt;Multiply instruction&gt;

**MULHI**

Multiply halfword by immediate (16-bit)

Multiply Halfword Immediate

**Instruction format** MULHI imm16, reg1, reg2**Operation** GR [reg2] ← GR [reg1] × imm16**Format** Format VI

15	0	31	16
rrrrr110111RRRRR		iiiiiiiiiiiiiiii	

**Flag**

CY –

OV –

S –

Z –

SAT –

**Explanation** Multiplies the lower halfword data of general-purpose register reg1 by the 16-bit immediate data, and stores the result in general-purpose register reg2. The data of general-purpose register reg1 is not affected.

Do not specify r0 as the destination register reg2.

**Remark** The higher 16 bits of general-purpose register reg1 are ignored in this operation.

## &lt;Multiply instruction&gt;

Multiply word by register/immediate (9-bit)

**MULU**

Multiply Word Unsigned

**Instruction format** (1) MULU reg1, reg2, reg3  
 (2) MULU imm9, reg2, reg3

**Operation** (1) GR [reg3] || GR [reg2] ← GR [reg2] × GR [reg1]  
 (2) GR [reg3] || GR [reg2] ← GR [reg2] × zero-extend (imm9)

**Format** (1) Format XI  
 (2) Format XII

**Opcode**

15	0	31	16
(1)	rrrrr111111RRRRR	wwwww01000100010	

15	0	31	16
(2)	rrrrr111111iiii	wwwww01001IIII10	

iiii is the lower 5 bits of 9-bit immediate data.

IIII is the higher 4 bits of 9-bit immediate data.

**Flag**

CY	–
OV	–
S	–
Z	–
SAT	–

**Explanation**

★ (1) Multiplies the word data of general-purpose register reg2 by the word data of general-purpose register reg1, and stores the higher 32 bits of the result (64-bit data) in general-purpose register reg3 and the lower 32 bits in general-purpose register reg2. The data of general-purpose register reg1 is not affected.

★ (2) Multiplies the word data of general-purpose register reg2 by a 9-bit immediate data, sign-extended to word length, and stores the higher 32 bits of the result (64-bit data) in general-purpose registers reg3 and the lower 32 bits in general-purpose register reg2.

**Remark** If the address of reg2 is the same as the address of reg3, the higher 32 bits of the result are stored in reg2 (= reg3).

- ★ **Caution** In the “MULU reg1, reg2, reg3” instruction, do not use registers in combinations that satisfy all the following conditions. If the instruction is executed with all the following conditions satisfied, the operation is not guaranteed.
- reg1 = reg3
  - reg1 ≠ reg2
  - reg1 ≠ r0
  - reg3 ≠ r0

## &lt;Special instruction&gt;

<b>NOP</b>	No operation
	No Operation

**Instruction format** NOP

**Operation** Executes nothing and consumes at least one clock.

**Format** Format I

**Opcode**

15	0
0000000000000000	

**Flag**

CY	–
OV	–
S	–
Z	–
SAT	–

**Explanation** Executes nothing and consumes at least one clock cycle.

**Remark** The contents of the PC are incremented by two. The opcode is the same as that of MOV r0, r0.

## &lt;Logical operation instruction&gt;

<b>NOT</b>	<b>NOT</b>
	<b>Not</b>

**Instruction format** NOT reg1, reg2

**Operation** GR [reg2] ← NOT (GR [reg1])

**Format** Format I

**Opcode**

15	0
rrrrr000001RRRRR	

**Flag**

CY	–
OV	0
S	1 if the MSB of the word data of the operation result is 1; otherwise, 0.
Z	1 if the result of an operation is 0; otherwise, 0.
SAT	–

**Explanation** Logically negates (takes the 1's complement of) the word data of general-purpose register reg1, and stores the result in general-purpose register reg2. The data of general-purpose register reg1 is not affected.

## &lt;Bit manipulation instruction&gt;

NOT bit

**NOT1**

Not Bit

**Instruction format** (1) NOT1 bit#3, disp16 [reg1]  
 (2) NOT1 reg2, [reg1]

**Operation** (1)  $\text{adr} \leftarrow \text{GR}[\text{reg1}] + \text{sign-extend}(\text{disp16})$   
 $\text{Z flag} \leftarrow \text{Not}(\text{Load-memory-bit}(\text{adr}, \text{bit\#3}))$   
 Store-memory-bit (adr, bit#3, Z flag)  
 (2)  $\text{adr} \leftarrow \text{GR}[\text{reg1}]$   
 $\text{Z flag} \leftarrow \text{Not}(\text{Load-memory-bit}(\text{adr}, \text{reg2}))$   
 Store-memory-bit (adr, reg2, Z flag)

**Format** (1) Format VIII  
 (2) Format IX

**Opcode**

15	0	31	16
(1)	01bbb111110RRRRR		ddddddddddddddd

15	0	31	16
(2)	rrrrr111111RRRRR		0000000011100010

**Flag**

CY	–
OV	–
S	–
Z	1 if bit specified by operands = 0, 0 if bit specified by operands = 1
SAT	–

**Explanation** (1) Adds the data of general-purpose register reg1 to a 16-bit displacement, sign-extended to word length to generate a 32-bit address. Then reads the byte data referenced by the generated address, inverts the bit specified by the 3-bit bit number (0 → 1 or 1 → 0), and writes back to the original address.  
 (2) Reads the data of general-purpose register reg1 to generate a 32-bit address. Then reads the byte data referenced by the generated address, inverts the bit specified by the data of lower 3 bits of reg2 (0 → 1 or 1 → 0), and writes back to the original address.

**Remark** The Z flag of the PSW indicates whether the specified bit was 0 or 1 before this instruction was executed, and does not indicate the contents of the specified bit after this instruction has been executed.

## &lt;Logical operation instruction&gt;

<b>OR</b>	OR  Or
-----------	--------------

**Instruction format** OR reg1, reg2

**Operation** GR [reg2] ← GR [reg2] OR GR [reg1]

**Format** Format I

**Opcode**

15	0
rrrrr001000RRRRR	

**Flag**

CY	–
OV	0
S	1 if the MSB of the word data of the operation result is 1; otherwise, 0.
Z	1 if the result of an operation is 0; otherwise, 0.
SAT	–

**Explanation** ORs the word data of general-purpose register reg2 with the word data of general-purpose register reg1, and stores the result in general-purpose register reg2. The data of general-purpose register reg1 is not affected.

## &lt;Logical operation instruction&gt;

<b>ORI</b>	OR immediate (16-bit)
	<b>Or Immediate</b>

**Instruction format** ORI imm16, reg1, reg2

**Operation** GR [reg2] ← GR [reg1] OR zero-extend (imm16)

**Format** Format VI

**Opcode**

15	0	31	16
rrrrr110100RRRRR		iiiiiiiiiiiiiiiiiii	

**Flag**

CY –

OV 0

S 1 if the MSB of the word data of the operation result is 1; otherwise, 0.

Z 1 if the result of an operation is 0; otherwise, 0.

SAT –

**Explanation** ORs the word data of general-purpose register reg1 with the value of the 16-bit immediate data, zero-extended to word length, and stores the result in general-purpose register reg2. The data of general-purpose register reg1 is not affected.





<b>Flag</b>	CY – OV – S – Z – SAT –
<b>Explanation</b>	<p>(1) Pushes (subtracts 4 from sp and stores the data in that address) the general-purpose registers listed in list12. Then subtracts the data of 5-bit immediate imm5, logically shifted left by 2 and zero-extended to word length, from sp.</p> <p>(2) Pushes (subtracts 4 from sp and stores the data in that address) the general-purpose registers listed in list12. Then subtracts the data of 5-bit immediate imm5, logically shifted left by 2 and zero-extended to word length, from sp.</p> <p>Next, loads the data specified by the 3rd operand (sp/imm) to ep.</p>
<b>Remark</b>	<p>The general-purpose registers in list12 are stored in the upward direction (r20, r21, ... r31). The 5-bit immediate imm5 is used to make a stack frame for auto variables and temporary data.</p> <p>The lower 2 bits of the address specified by sp are always masked by 0 even if misaligned access is enabled.</p> <p>If an interrupt occurs before updating sp, execution is aborted, and the interrupt is serviced. Upon returning from the interrupt, the execution is restarted from the beginning, with the return address being the address of this instruction (sp and ep will retain their original values prior to the start of execution).</p>
<b>Caution</b>	<p>If an interrupt is generated during instruction execution, due to manipulation of the stack, the execution of that instruction may stop after the read/write cycle and register value rewriting are complete.</p>

## &lt;Special instruction&gt;

**RETI**

Return from trap or interrupt

Return from Trap or Interrupt

**Instruction format** RETI

**Operation**

```

if PSW.EP = 1
then PC ← EIPC
    PSW ← EIPSW
else if PSW.NP = 1
    then PC ← FEPC
        PSW ← FEPSW
    else PC ← EIPC
        PSW ← EIPSW

```

**Format** Format X

**Opcode**

15	0	31	16
0000011111100000		0000000101000000	

**Flag**

CY Value read from FEPSW or EIPSW is restored.  
OV Value read from FEPSW or EIPSW is restored.  
S Value read from FEPSW or EIPSW is restored.  
Z Value read from FEPSW or EIPSW is restored.  
SAT Value read from FEPSW or EIPSW is restored.

**Explanation** This instruction reads the restored PC and PSW from the appropriate system register, and operation returns from a software exception or interrupt routine. The operations of this instruction are as follows.

- (1) If the EP flag of the PSW is 1, the restored PC and PSW are read from EIPC and EIPSW, regardless of the status of the NP flag of the PSW.  
If the EP flag of the PSW is 0 and the NP flag of the PSW is 1, the restored PC and PSW are read from FEPC and FEPSW.  
If the EP flag of the PSW is 0 and the NP flag of the PSW is 0, the restored PC and PSW are read from EIPC and EIPSW.
- (2) Once the restored PC and PSW values are set to the PC and PSW, the operation returns to the address immediately before the trap or interrupt occurred.

**Caution**

When returning from a non-maskable interrupt or software exception routine using the RETI instruction, the NP and EP flags of the PSW must be set accordingly to restore the PC and PSW.

- When returning from a non-maskable interrupt routine using the RETI instruction:  
NP = 1 and EP = 0
- When returning from a software exception routine using the RETI instruction:  
EP = 1

Use the LDSR instruction for setting the flags.

Interrupts are not acknowledged in the latter half of the ID stage during LDSR execution because of the operation of the interrupt controller.

## &lt;Logical operation instruction&gt;

**SAR**

Shift arithmetic right by register/immediate (5-bit)

Shift Arithmetic Right

**Instruction format** (1) SAR reg1, reg2  
 (2) SAR imm5, reg2

**Operation** (1) GR [reg2] ← GR [reg2] arithmetically shift right by GR [reg1]  
 (2) GR [reg2] ← GR [reg2] arithmetically shift right by zero-extend

**Format** (1) Format IX  
 (2) Format II

**Opcode**

(1) 

15	0	31	16
rrrrr	11111	RRRRR	0000000010100000

(2) 

15	0
rrrrr	010101iiii

**Flag**

CY 1 if the bit shifted out last is 1; otherwise, 0.  
 However, if the number of shifts is 0, the result is 0.

OV 0

S 1 if the result of an operation is negative; otherwise, 0.

Z 1 if the result of an operation is 0; otherwise, 0.

SAT –

**Explanation**

(1) Arithmetically shifts the word data of general-purpose register reg2 to the right by 'n' positions, where 'n' is a value from 0 to +31, specified by the lower 5 bits of general-purpose register reg1 (after the shift, the MSB prior to shift execution is copied and set as the new MSB value), and then writes the result to general-purpose register reg2. If the number of shifts is 0, general-purpose register reg2 retains the same value prior to instruction execution. The data of general-purpose register reg1 is not affected.

(2) Arithmetically shifts the word data of general-purpose register reg2 to the right by 'n' positions, where 'n' is a value from 0 to +31, specified by the 5-bit immediate data, zero-extended to word length (after the shift, the MSB prior to shift execution is copied and set as the new MSB value), and then writes the result to general-purpose register reg2. If the number of shifts is 0, general-purpose register reg2 retains the same value prior to instruction execution.

## &lt;Logical operation instruction&gt;

<b>SASF</b>	Shift and set flag condition
	Shift and Set Flag Condition

**Instruction format** SASF cccc, reg2

**Operation** if conditions are satisfied  
 then GR [reg2] ← (GR [reg2] Logically shift left by 1) OR 00000001H  
 else GR [reg2] ← (GR [reg2] Logically shift left by 1) OR 00000000H

**Format** Format IX

**Opcode**

15	0	31	16
rrrrr	1111110	cccc	0000001000000000

**Flag**

CY	–
OV	–
S	–
Z	–
SAT	–

**Explanation** General-purpose register reg2 is logically shifted left by 1, and its LSB is set to 1 if the condition specified by condition code “cccc” is satisfied; otherwise, general-purpose register reg2 is logically shifted left by 1, and its LSB is set to 0.  
 One of the codes shown in **Table 5-5 Condition Codes** should be specified as the condition code “cccc”.

**Remark** See SETF instruction.

## &lt;Saturated operation instruction&gt;

<h1>SATADD</h1>	Saturated add register/immediate (5-bit)
	Saturated Add

**Instruction format** (1) SATADD reg1, reg2  
(2) SATADD imm5, reg2

**Operation** (1) GR [reg2] ← saturated (GR [reg2] + GR [reg1])  
(2) GR [reg2] ← saturated (GR [reg2] + sign-extend (imm5))

**Format** (1) Format I  
(2) Format II

**Opcode**

(1) 

15	0
rrrrr000110RRRRR	

(2) 

15	0
rrrrr010001iiii	

**Flag**

CY 1 if a carry occurs from MSB; otherwise, 0.  
OV 1 if overflow occurs; otherwise, 0.  
S 1 if the result of the saturated operation is negative; otherwise, 0.  
Z 1 if the result of the saturated operation is 0; otherwise, 0.  
SAT 1 if OV = 1; otherwise, not affected.

**Explanation**

(1) Adds the word data of general-purpose register reg1 to the word data of general-purpose register reg2, and stores the result in general-purpose register reg2. However, if the result exceeds the maximum positive value 7FFFFFFFH, 7FFFFFFFH is stored in reg2; if the result exceeds the maximum negative value 80000000H, 80000000H is stored in reg2. The SAT flag is set to 1. The data of general-purpose register reg1 is not affected.  
Do not specify r0 as the destination register reg2.

(2) Adds a 5-bit immediate data, sign-extended to word length, to the word data of general-purpose register reg2, and stores the result in general-purpose register reg2. However, if the result exceeds the maximum positive value 7FFFFFFFH, 7FFFFFFFH is stored in reg2; if the result exceeds the maximum negative value 80000000H, 80000000H is stored in reg2. The SAT flag is set to 1.  
Do not specify r0 as the destination register reg2.

**Remark**

The SAT flag is a cumulative flag. Once the result of the saturated operation instruction has been saturated, this flag is set to 1 and is not cleared to 0 even if the result of the subsequent operation is not saturated.  
Even if the SAT flag is set to 1, the saturated operation instruction is executed normally.

**Caution**

To clear the SAT flag to 0, load data to the PSW by using the LDSR instruction.





## &lt;Saturated operation instruction&gt;

<b>SATSUBI</b>	<b>Saturated subtract immediate</b>
	<b>Saturated Subtract Immediate</b>

**Instruction format** SATSUBI imm16, reg1, reg2

**Operation** GR [reg2] ← saturated (GR [reg1] – sign-extend (imm16))

**Format** Format VI

**Opcode**

15	0	31	16
rrrrr110011RRRRR	iiiiiiiiiiiiiiiiiii		

**Flag**

CY 1 if a borrow to MSB occurs; otherwise, 0.  
 OV 1 if overflow occurs; otherwise, 0.  
 S 1 if the result of the saturated operation is negative; otherwise, 0.  
 Z 1 if the result of the saturated operation is 0; otherwise, 0.  
 SAT 1 if OV = 1; otherwise, not affected.

**Explanation** Subtracts the 16-bit immediate data, sign-extended to word length, from the word data of general-purpose register reg1, and stores the result in general-purpose register reg2. However, if the result exceeds the maximum positive value 7FFFFFFFH, 7FFFFFFFH is stored in reg2; if the result exceeds the maximum negative value 80000000H, 80000000H is stored in reg2. The SAT flag is set to 1. The data of general-purpose register reg1 is not affected. Do not specify r0 as the destination register reg2.

**Remark** The SAT flag is a cumulative flag. Once the result of the operation of the saturated operation instruction has been saturated, this flag is set to 1 and is not cleared to 0 even if the result of the subsequent operations is not saturated. Even if the SAT flag is set to 1, the saturated operation instruction is executed normally.

**Caution** To clear the SAT flag to 0, load data to the PSW by using the LDSR instruction.



## &lt;Bit manipulation instruction&gt;

<b>SET1</b>	<b>Set bit</b>
	<b>Set Bit</b>

**Instruction format** (1) SET1 bit#3, disp16 [reg1]  
(2) SET1 reg2, [reg1]

**Operation** (1)  $adr \leftarrow GR [reg1] + \text{sign-extend} (disp16)$   
Z flag  $\leftarrow$  Not (Load-memory-bit (adr, bit#3))  
Store-memory-bit (adr, bit#3, 1)  
(2)  $adr \leftarrow GR [reg1]$   
Z flag  $\leftarrow$  Not (Load-memory-bit (adr, reg2))  
Store-memory-bit (adr, reg2, 1)

**Format** (1) Format VIII  
(2) Format IX

**Opcode**

15	0	31	16
(1)	00bbb111110RRRRR	ddddddddddddddd	

15	0	31	16
(2)	rrrrr11111RRRRR	0000000011100000	

**Flag** CY –  
OV –  
S –  
Z 1 if bit specified by operands = 0, 0 if bit specified by operands = 1  
SAT –

**Explanation** (1) Adds the 16-bit displacement, sign-extended to word length, to the data of general-purpose register reg1 to generate a 32-bit address. Then reads the byte data referenced by the generated address, sets the bit specified by the 3-bit bit number to 1, and writes back to the original address.  
(2) Reads the data of general-purpose register reg1 to generate a 32-bit address. Then reads the byte data referenced by the generated address, sets the bit specified by the data of lower 3 bits of reg2 to 1, and writes back to the original address.

**Remark** The Z flag of the PSW indicates whether the specified bit was 0 or 1 before this instruction was executed, and does not indicate the content of the specified bit after this instruction has been executed.

## &lt;Arithmetic operation instruction&gt;

**SETF**

Set flag condition

Set Flag Condition

**Instruction format** SETF cccc, reg2

**Operation** if conditions are satisfied  
 then GR [reg2] ← 00000001H  
 else GR [reg2] ← 00000000H

**Format** Format IX

**Opcode** 15 0 31 16

rrrrr1111110cccc	0000000000000000
------------------	------------------

**Flag** CY –  
 OV –  
 S –  
 Z –  
 SAT –

**Explanation** General-purpose register reg2 is set to 1 if the condition specified by condition code “cccc” is satisfied; otherwise, 0 is stored in the register. One of the codes shown in **Table 5-5 Condition Codes** should be specified as the condition code “cccc”.

**Remark** Here are some examples of using this instruction.

- (1) Translation of two or more condition clauses  
 If A of the statement “if (A)” in C language consists of two or more condition clauses (a<sub>1</sub>, a<sub>2</sub>, a<sub>3</sub>, and so on), it is usually translated to a sequence of if (a<sub>1</sub>) then, if (a<sub>2</sub>) then. The object code executes a “conditional branch” by checking the result of evaluation equivalent to a<sub>n</sub>. Since a pipeline processor takes more time to execute “condition judgment” + “branch” than to execute an ordinary operation, the result of evaluating each condition clause if (a<sub>n</sub>) is stored in register Ra. By performing a logical operation to Ra<sub>n</sub> after all the condition clauses have been evaluated, the delay due to the pipeline can be prevented.
- (2) Double-length operation  
 To execute a double-length operation such as Add with Carry, the result of the CY flag can be stored in general-purpose register reg2. Therefore, a carry from the lower bits can be expressed as a numeric value.

Table 5-5. Condition Codes

Condition Code (cccc)	Condition Name	Condition Expression
0000	V	$OV = 1$
1000	NV	$OV = 0$
0001	C/L	$CY = 1$
1001	NC/NL	$CY = 0$
0010	Z	$Z = 1$
1010	NZ	$Z = 0$
0011	NH	$(CY \text{ or } Z) = 1$
1011	H	$(CY \text{ or } Z) = 0$
0100	S/N	$S = 1$
1100	NS/P	$S = 0$
0101	T	always (unconditional)
1101	SA	$SAT = 1$
0110	LT	$(S \text{ xor } OV) = 1$
1110	GE	$(S \text{ xor } OV) = 0$
0111	LE	$((S \text{ xor } OV) \text{ or } Z) = 1$
1111	GT	$((S \text{ xor } OV) \text{ or } Z) = 0$

## &lt;Logical operation instruction&gt;

Shift logical left by register/immediate (5-bit)

**SHL**

Shift Logical Left

**Instruction format** (1) SHL reg1, reg2  
 (2) SHL imm5, reg2

**Operation** (1) GR [reg2] ← GR [reg2] logically shift left by GR [reg1]  
 (2) GR [reg2] ← GR [reg2] logically shift left by zero-extend (imm5)

**Format** (1) Format IX  
 (2) Format II

**Opcode**

15	0	31	16
(1)	rrrrr	111111RRRRR	0000000011000000

15	0
(2)	rrrrr010110iiii

**Flag**

CY 1 if the bit shifted out last is 1; otherwise, 0.  
 However, if the number of shifts is 0, the result is 0.

OV 0

S 1 if the result of an operation is negative; otherwise, 0.

Z 1 if the result of an operation is 0; otherwise, 0.

SAT –

**Explanation**

(1) Logically shifts the word data of general-purpose register reg2 to the left by 'n' positions, where 'n' is a value from 0 to +31, specified by the lower 5 bits of general-purpose register reg1 (0 is shifted to the LSB side), and then writes the result to general-purpose register reg2. If the number of shifts is 0, general-purpose register reg2 retains the same value prior to instruction execution. The data of general-purpose register reg1 is not affected.

(2) Logically shifts the word data of general-purpose register reg2 to the left by 'n' positions, where 'n' is a value from 0 to +31, specified by the 5-bit immediate data, zero-extended to word length (0 is shifted to the LSB side), and then writes the result to general-purpose register reg2. If the number of shifts is 0, general-purpose register reg2 retains the value prior to instruction execution.

## &lt;Logical operation instruction&gt;

**SHR**

Shift logical right by register/immediate (5-bit)

Shift Logical Right

**Instruction format** (1) SHR reg1, reg2  
 (2) SHR imm5, reg2

**Operation** (1) GR [reg2] ← GR [reg2] logically shift right by GR [reg1]  
 (2) GR [reg2] ← GR [reg2] logically shift right by zero-extend (imm5)

**Format** (1) Format IX  
 (2) Format II

**Opcode**

(1) 

15	0	31	16
rrrrr11111RRRRR	0000000010000000		

(2) 

15	0
rrrrr010100iiii	

**Flag**

CY 1 if the bit shifted out last is 1; otherwise, 0.  
 However, if the number of shifts is 0, the result is 0.

OV 0

S 1 if the result of an operation is negative; otherwise, 0.

Z 1 if the result of an operation is 0; otherwise, 0.

SAT –

**Explanation**

(1) Logically shifts the word data of general-purpose register reg2 to the right by 'n' positions where 'n' is a value from 0 to +31, specified by the lower 5 bits of general-purpose register reg1 (0 is shifted to the MSB side). This instruction then writes the result to general-purpose register reg2. If the number of shifts is 0, general-purpose register reg2 retains the same value prior to instruction execution. The data of general-purpose register reg1 is not affected.

(2) Logically shifts the word data of general-purpose register reg2 to the right by 'n' positions, where 'n' is a value from 0 to +31, specified by the 5-bit immediate data, zero-extended to word length (0 is shifted to the MSB side). This instruction then writes the result to general-purpose register reg2. If the number of shifts is 0, general-purpose register reg2 retains the same value prior to instruction execution.

## &lt;Load instruction&gt;

<b>SLD.B</b>	Short format load byte
	Load

**Instruction format** SLD.B disp7 [ep], reg2

**Operation** adr ← ep + zero-extend (disp7)  
GR [reg2] ← sign-extend (Load-memory (adr, Byte))

**Format** Format IV

**Opcode**

15	0
rrrrr	0110dddddd

**Flag**

CY	–
OV	–
S	–
Z	–
SAT	–

**Explanation** Adds 7-bit displacement, zero-extended to word length, to the element pointer to generate a 32-bit address. Byte data is read from the generated address, sign-extended to word length, and stored in reg2.

**Remark** If an interrupt occurs during instruction execution, execution is aborted, and the interrupt is serviced. Upon returning from the interrupt, the execution is restarted from the beginning, with the return address being the address of this instruction.

★ [For type D, E, and F products]  
Depending on the resource to be accessed (internal ROM, internal RAM, on-chip peripheral I/O, external memory), the bus cycle may be switched (this will not occur if the same resource is accessed).

★ [For type A, B, and C products]  
The bus cycle sequence for accessing the different resources connected to each bus (VFB, VDB, VSB, NPB, instruction cache bus, data cache bus) may be switched (this will not occur if the same bus is accessed).

**Caution** (1) If an interrupt is generated during instruction execution, the execution of that instruction may stop after the end of the read/write cycle. In this case, the instruction is re-executed after returning from the interrupt. Therefore, except in cases when clearly no interrupt is generated, the LD instruction should be used for accessing I/O, FIFO types, or other resources whose status is changed by the read cycle (the bus cycle is not re-executed even if an interrupt is generated while the LD or store instruction is being executed).

★ (2) For the restriction on the conflict between the sld instruction and an interrupt request, refer to **APPENDIX A NOTES**.



## &lt;Load instruction&gt;

<b>SLD.BU</b>	<b>Short format load byte unsigned</b>
	<b>Load</b>

<b>Instruction format</b>	SLD.BU disp4 [ep], reg2
<b>Operation</b>	adr ← ep + zero-extend (disp4) GR [reg2] ← zero-extend (Load-memory (adr, Byte))
<b>Format</b>	Format IV
<b>Opcode</b>	<div style="display: flex; justify-content: space-between; width: 100%;"> <span>15</span> <span>0</span> </div> <div style="border: 1px solid black; padding: 2px; width: fit-content; margin: 5px auto;">rrrrr0000110dddd</div> <p>rrrrr must not be 00000.</p>
<b>Flag</b>	CY – OV – S – Z – SAT –
<b>Explanation</b>	Adds 4-bit displacement, zero-extended to word length, to the element pointer to generate a 32-bit address. Byte data is read from the generated address, zero-extended to word length, and stored in reg2.
<b>Remark</b>	If an interrupt occurs during instruction execution, execution is aborted, and the interrupt is serviced. Upon returning from the interrupt, the execution is restarted from the beginning, with the return address being the address of this instruction.
★	[For type D, E, and F products] Depending on the resource to be accessed (internal ROM, internal RAM, on-chip peripheral I/O, external memory), the bus cycle may be switched (this will not occur if the same resource is accessed).
★	[For type A, B, and C products] The bus cycle sequence for accessing the different resources connected to each bus (VFB, VDB, VSB, NPB, instruction cache bus, data cache bus) may be switched (this will not occur if the same bus is accessed).
<b>Caution</b>	(1) If an interrupt is generated during instruction execution, the execution of that instruction may stop after the end of the read/write cycle. In this case, the instruction is re-executed after returning from the interrupt. Therefore, except in cases when clearly no interrupt is generated, the LD instruction should be used for accessing I/O, FIFO types, or other resources whose status is changed by the read cycle (the bus cycle is not re-executed even if an interrupt is generated while the LD or store instruction is being executed).
★	(2) For the restriction on the conflict between the sld instruction and an interrupt request, refer to <b>APPENDIX A NOTES</b> .

## &lt;Load instruction&gt;

<b>SLD.H</b>	<b>Short format load halfword</b>
	<b>Load</b>

**Instruction format** SLD.H disp8 [ep], reg2

**Operation**  $adr \leftarrow ep + \text{zero-extend}(\text{disp8})$   
 $GR[\text{reg2}] \leftarrow \text{sign-extend}(\text{Load-memory}(adr, \text{Halfword}))$

**Format** Format IV

**Opcode**

15	0
rrrrr1000	ddddddd

ddddddd is the higher 7 bits of disp8.

**Flag**

CY	–
OV	–
S	–
Z	–
SAT	–

**Explanation** Adds 8-bit displacement, zero-extended to word length, to the element pointer to generate a 32-bit address. Halfword data is read from the generated address, sign-extended to word length, and stored in reg2.

**Remark** If an interrupt occurs during instruction execution, execution is aborted, and the interrupt is serviced. Upon returning from the interrupt, the execution is restarted from the beginning, with the return address being the address of this instruction.

★ [For type D, E, and F products]  
 Depending on the resource to be accessed (internal ROM, internal RAM, on-chip peripheral I/O, external memory), the bus cycle may be switched (this will not occur if the same resource is accessed).

★ [For type A, B, and C products]  
 The bus cycle sequence for accessing the different resources connected to each bus (VFB, VDB, VSB, NPB, instruction cache bus, data cache bus) may be switched (this will not occur if the same bus is accessed).

- Caution
- (1) The result of adding the element pointer and the 8-bit displacement zero-extended to word length can be of two types depending on the type of data to be accessed (halfword, word) and the misalign mode setting.
    - Lower bits are masked by 0 and address is generated (when misaligned access is disabled)
    - Lower bits are not masked and address is generated (when misaligned access is enabled)
- ★ (when misaligned access is enabled in type D, E, and F products)

For details on misaligned access, see **3.3 Data Alignment**.

Also, if an interrupt is generated during instruction execution, the execution of that instruction may stop after the end of the read/write cycle. In this case, the instruction is re-executed after returning from the interrupt. Therefore, except in cases when clearly no interrupt is generated, the LD instruction should be used for accessing I/O, FIFO types, or other resources whose status is changed by the read cycle (the bus cycle is not re-executed even if an interrupt is generated while the LD or store instruction is being executed).

- ★ (2) For the restriction on the conflict between the sld instruction and an interrupt request, refer to **APPENDIX A NOTES**.

## &lt;Load instruction&gt;

<b>SLD.HU</b>	Short format load halfword unsigned
	<b>Load</b>

**Instruction format** SLD.HU disp5 [ep], reg2

**Operation**  $adr \leftarrow ep + \text{zero-extend}(\text{disp5})$   
 $GR[\text{reg2}] \leftarrow \text{zero-extend}(\text{Load-memory}(adr, \text{Halfword}))$

**Format** Format IV

**Opcode**

15	0
rrrrr0000111dddd	

dddd is the higher 4 bits of disp5. rrrrr must not be 00000.

**Flag**

CY	–
OV	–
S	–
Z	–
SAT	–

**Explanation** Adds 5-bit displacement, zero-extended to word length, to the element pointer to generate a 32-bit address. Halfword data is read from the generated address, zero-extended to word length, and stored in reg2.

**Remark** If an interrupt occurs during instruction execution, execution is aborted, and the interrupt is serviced. Upon returning from the interrupt, the execution is restarted from the beginning, with the return address being the address of this instruction.

★ [For type D, E, and F products]  
 Depending on the resource to be accessed (internal ROM, internal RAM, on-chip peripheral I/O, external memory), the bus cycle may be switched (this will not occur if the same resource is accessed).

★ [For type A, B, and C products]  
 The bus cycle sequence for accessing the different resources connected to each bus (VFB, VDB, VSB, NPB, instruction cache bus, data cache bus) may be switched (this will not occur if the same bus is accessed).

**Caution**

(1) The result of adding the element pointer and the 8-bit displacement zero-extended to word length can be of two types depending on the type of data to be accessed (halfword, word) and the misalign mode setting.

- Lower bits are masked by 0 and address is generated (when misaligned access is disabled)
- Lower bits are not masked and address is generated (when misaligned access is enabled)

★

(when misaligned access is enabled in type D, E, and F products)

For details on misaligned access, see **3.3 Data Alignment**.

Also, if an interrupt is generated during instruction execution, the execution of that instruction may stop after the end of the read/write cycle. In this case, the instruction is re-executed after returning from the interrupt. Therefore, except in cases when clearly no interrupt is generated, the LD instruction should be used for accessing I/O, FIFO types, or other resources whose status is changed by the read cycle (the bus cycle is not re-executed even if an interrupt is generated while the LD or store instruction is being executed).

★

(2) For the restriction on the conflict between the sld instruction and an interrupt request, refer to **APPENDIX A NOTES**.

## &lt;Load instruction&gt;

<b>SLD.W</b>	Short format load word
	Load

**Instruction format** SLD.W disp8 [ep], reg2

**Operation** adr ← ep + zero-extend (disp8)  
GR [reg2] ← Load-memory (adr, Word)

**Format** Format IV

**Opcode**

15	0
rrrrr1010dddddd0	

dddddd is the higher 6 bits of disp8.

**Flag**

CY	–
OV	–
S	–
Z	–
SAT	–

**Explanation** Adds 8-bit displacement, zero-extended to word length, to the element pointer to generate a 32-bit address. Word data is read from the generated address and stored in reg2.

**Remark** If an interrupt occurs during instruction execution, execution is aborted, and the interrupt is serviced. Upon returning from the interrupt, the execution is restarted from the beginning, with the return address being the address of this instruction.

★ [For type D, E, and F products]  
Depending on the resource to be accessed (internal ROM, internal RAM, on-chip peripheral I/O, external memory), the bus cycle may be switched (this will not occur if the same resource is accessed).

★ [For type A, B, and C products]  
The bus cycle sequence for accessing the different resources connected to each bus (VFB, VDB, VSB, NPB, instruction cache bus, data cache bus) may be switched (this will not occur if the same bus is accessed).

**Caution**

(1) The result of adding the element pointer and the 8-bit displacement zero-extended to word length can be of two types depending on the type of data to be accessed (halfword, word) and the misalign mode setting.

- Lower bits are masked by 0 and address is generated (when misaligned access is disabled)
- Lower bits are not masked and address is generated (when misaligned access is enabled)

★

(when misaligned access is enabled in type D, E, and F products)

For details on misaligned access, see **3.3 Data Alignment**.

Also, if an interrupt is generated during instruction execution, the execution of that instruction may stop after the end of the read/write cycle. In this case, the instruction is re-executed after returning from the interrupt. Therefore, except in cases when clearly no interrupt is generated, the LD instruction should be used for accessing I/O, FIFO types, or other resources whose status is changed by the read cycle (the bus cycle is not re-executed even if an interrupt is generated while the LD or store instruction is being executed).

★

(2) For the restriction on the conflict between the sld instruction and an interrupt request, refer to **APPENDIX A NOTES**.

## &lt;Store instruction&gt;

<b>SST.B</b>	Short format store byte
	Store

**Instruction format** SST.B reg2, disp7 [ep]

**Operation** adr ← ep + zero-extend (disp7)  
Store-memory (adr, GR [reg2], Byte)

**Format** Format IV

**Opcode**

15	0
rrrrr0111dddddd	

**Flag**

CY	–
OV	–
S	–
Z	–
SAT	–

**Explanation** Adds 7-bit displacement, zero-extended to word length, to the element pointer to generate a 32-bit address, and stores the data of the lowest byte of reg2 in the generated address.

**Remark** If an interrupt occurs during instruction execution, execution is aborted, and the interrupt is serviced. Upon returning from the interrupt, the execution is restarted from the beginning, with the return address being the address of this instruction.

★ [For type D, E, and F products]  
Depending on the resource to be accessed (internal ROM, internal RAM, on-chip peripheral I/O, external memory), the bus cycle may be switched (this will not occur if the same resource is accessed).

★ [For type A, B, and C products]  
The bus cycle sequence for accessing the different resources connected to each bus (VFB, VDB, VSB, NPB, instruction cache bus, data cache bus) may be switched (this will not occur if the same bus is accessed).



## &lt;Store instruction&gt;

<b>SST.H</b>	<b>Short format store halfword</b>
	<b>Store</b>

**Instruction format** SST.H reg2, disp8 [ep]

**Operation** adr ← ep + zero-extend (disp8)  
Store-memory (adr, GR [reg2], Halfword)

**Format** Format IV

**Opcode**

15	0
rrrrr1001dddddd	

dddddd is the higher 7 bits of disp8.

**Flag**

CY	–
OV	–
S	–
Z	–
SAT	–

**Explanation** Adds 8-bit displacement, zero-extended to word length, to the element pointer to generate a 32-bit address, and stores the lower halfword data of reg2 in the generated address.

**Caution** The result of adding the element pointer and the 8-bit displacement zero-extended to word length can be of two types depending on the type of data to be accessed (halfword, word) and the misalign mode setting.

- Lower bits are masked by 0 and address is generated (when misaligned access is disabled)
  - Lower bits are not masked and address is generated (when misaligned access is enabled)
- (when misaligned access is enabled in type D, E, and F products)

★

For details on misaligned access, see **3.3 Data Alignment**.

**Remark** If an interrupt occurs during instruction execution, execution is aborted, and the interrupt is serviced. Upon returning from the interrupt, the execution is restarted from the beginning, with the return address being the address of this instruction.

★ [For type D, E, and F products]  
Depending on the resource to be accessed (internal ROM, internal RAM, on-chip peripheral I/O, external memory), the bus cycle may be switched (this will not occur if the same resource is accessed).

★ [For type A, B, and C products]  
The bus cycle sequence for accessing the different resources connected to each bus (VFB, VDB, VSB, NPB, instruction cache bus, data cache bus) may be switched (this will not occur if the same bus is accessed).

## &lt;Store instruction&gt;

<b>SST.W</b>	Short format store word
	<b>Store</b>

**Instruction format** SST.W reg2, disp8 [ep]

**Operation** adr ← ep + zero-extend (disp8)  
Store-memory (adr, GR [reg2], Word)

**Format** Format IV

**Opcode**

15	0
rrrrr1010dddddd1	

dddddd is the higher 6 bits of disp8.

**Flag**

CY	–
OV	–
S	–
Z	–
SAT	–

**Explanation** Adds 8-bit displacement, zero-extended to word length, to the element pointer to generate a 32-bit address, and stores the word data of reg2 in the generated address.

**Caution** The result of adding the element pointer and the 8-bit displacement zero-extended to word length can be of two types depending on the type of data to be accessed (halfword, word) and the misalign mode setting.

- Lower bits are masked by 0 and address is generated (when misaligned access is disabled)
  - Lower bits are not masked and address is generated (when misaligned access is enabled)
- (when misaligned access is enabled in type D, E, and F products)

★

For details on misaligned access, see **3.3 Data Alignment**.

**Remark** If an interrupt occurs during instruction execution, execution is aborted, and the interrupt is serviced. Upon returning from the interrupt, the execution is restarted from the beginning, with the return address being the address of this instruction.

★ [For type D, E, and F products]  
Depending on the resource to be accessed (internal ROM, internal RAM, on-chip peripheral I/O, external memory), the bus cycle may be switched (this will not occur if the same resource is accessed).

★ [For type A, B, and C products]  
The bus cycle sequence for accessing the different resources connected to each bus (VFB, VDB, VSB, NPB, instruction cache bus, data cache bus) may be switched (this will not occur if the same bus is accessed).

<Store instruction>

ST.B	Store byte
	Store

**Instruction format** ST.B reg2, disp16 [reg1]

**Operation** adr ← GR [reg1] + sign-extend (disp16)  
Store-memory (adr, GR [reg2], Byte)

**Format** Format VII

**Opcode**

15	0	31	16
rrrrr111010RRRRR	ddddddddddddddd		

**Flag**

CY	–
OV	–
S	–
Z	–
SAT	–

**Explanation** Adds 16-bit displacement, sign-extended to word length, to the data of general-purpose register reg1 to generate a 32-bit address, and stores the lowest byte data of general-purpose register reg2 in the generated address.

**Remark** If an interrupt occurs during instruction execution, execution is aborted, and the interrupt is serviced. Upon returning from the interrupt, the execution is restarted from the beginning, with the return address being the address of this instruction.

★ [For type D, E, and F products]  
Depending on the resource to be accessed (internal ROM, internal RAM, on-chip peripheral I/O, external memory), the bus cycle may be switched (this will not occur if the same resource is accessed).

★ [For type A, B, and C products]  
The bus cycle sequence for accessing the different resources connected to each bus (VFB, VDB, VSB, NPB, instruction cache bus, data cache bus) may be switched (this will not occur if the same bus is accessed).

## &lt;Store instruction&gt;

<b>ST.H</b>	Store halfword
	Store

**Instruction format** ST.H reg2, disp16 [reg1]

**Operation** adr ← GR [reg1] + sign-extend (disp16)  
Store-memory (adr, GR [reg2], Halfword)

**Format** Format VII

**Opcode**

15	0	31	16
rrrrr111011RRRRR	ddddddddddddddd0		

ddddddddddddddd is the higher 15 bits of disp16.

**Flag**

CY	–
OV	–
S	–
Z	–
SAT	–

**Explanation** Adds 16-bit displacement, sign-extended to word length, to the data of general-purpose register reg1 to generate a 32-bit address, and stores the lower halfword data of general-purpose register reg2 in the generated address.

**Caution** The result of adding the data of general-purpose register reg1 and the 16-bit displacement sign-extended to word length can be of two types depending on the type of data to be accessed (halfword, word), and the misalign mode setting.

- Lower bits are masked by 0 and address is generated (when misaligned access is disabled)
- Lower bits are not masked and address is generated (when misaligned access is enabled)

★ (when misaligned access is enabled in type D, E, and F products)

For details on misaligned access, see **3.3 Data Alignment**.

**Remark** If an interrupt occurs during instruction execution, execution is aborted, and the interrupt is serviced. Upon returning from the interrupt, the execution is restarted from the beginning, with the return address being the address of this instruction.

★ [For type D, E, and F products]  
Depending on the resource to be accessed (internal ROM, internal RAM, on-chip peripheral I/O, external memory), the bus cycle may be switched (this will not occur if the same resource is accessed).

★ [For type A, B, and C products]  
The bus cycle sequence for accessing the different resources connected to each bus (VFB, VDB, VSB, NPB, instruction cache bus, data cache bus) may be switched (this will not occur if the same bus is accessed).

## &lt;Store instruction&gt;

<b>ST.W</b>	<b>Store word</b>
	<b>Store</b>

**Instruction format** ST.W reg2, disp16 [reg1]

**Operation** adr ← GR [reg1] + sign-extend (disp16)  
Store-memory (adr, GR [reg2], Word)

**Format** Format VII

**Opcode**

15	0	31	16
rrrrr111011RRRRR		ddddddddddddddd1	

ddddddddddddddd is the higher 15 bits of disp16.

**Flag**

CY	–
OV	–
S	–
Z	–
SAT	–

**Explanation** Adds 16-bit displacement, sign-extended to word length, to the data of general-purpose register reg1 to generate a 32-bit address, and stores the word data of general-purpose register reg2 in the generated address.

**Caution** The result of adding the data of general-purpose register reg1 and the 16-bit displacement sign-extended to word length can be of two types depending on the type of data to be accessed (halfword, word), and the misalign mode setting.

- Lower bits are masked by 0 and address is generated (when misaligned access is disabled)
  - Lower bits are not masked and address is generated (when misaligned access is enabled)
- (when misaligned access is enabled in type D, E, and F products)

★

For details on misaligned access, see **3.3 Data Alignment**.



**Remark** If an interrupt occurs during instruction execution, execution is aborted, and the interrupt is serviced. Upon returning from the interrupt, the execution is restarted from the beginning, with the return address being the address of this instruction.

★ [For type D, E, and F products]  
Depending on the resource to be accessed (internal ROM, internal RAM, on-chip peripheral I/O, external memory), the bus cycle may be switched (this will not occur if the same resource is accessed).

★ [For type A, B, and C products]  
The bus cycle sequence for accessing the different resources connected to each bus (VFB, VDB, VSB, NPB, instruction cache bus, data cache bus) may be switched (this will not occur if the same bus is accessed).

## &lt;Special instruction&gt;

**STSR**

Store contents of system register

Store Contents of System Register

**Instruction format** STSR regID, reg2**Operation** GR [reg2] ← SR [regID]**Format** Format IX

**Opcode**

15	0	31	16
rrrrr111111RRRRR		0000000001000000	

**Flag**

CY –

OV –

S –

Z –

SAT –

**Explanation** Stores the contents of a system register specified by a system register number (regID) in general-purpose register reg2. The contents of the system register are not affected.

**Caution** The system register number regID is a number which identifies a system register. Accessing a system register which is reserved is prohibited and will lead to undefined results.

## &lt;Logical operation instruction&gt;

<b>SUB</b>	<b>Subtract</b>
	<b>Subtract</b>

**Instruction format** SUB reg1, reg2

**Operation** GR [reg2] ← GR [reg2] – GR [reg1]

**Format** Format I

**Opcode**

15	0
rrrrr	001101RRRRR

**Flag**

CY 1 if a borrow to MSB occurs; otherwise, 0.  
 OV 1 if overflow occurs; otherwise, 0.  
 S 1 if the result of an operation is negative; otherwise, 0.  
 Z 1 if the result of an operation is 0; otherwise, 0.  
 SAT –

**Explanation** Subtracts the word data of general-purpose register reg1 from the word data of general-purpose register reg2, and stores the result in general-purpose register reg2. The data of general-purpose register reg1 is not affected.

## &lt;Logical operation instruction&gt;

**SUBR**

Subtract reverse

Subtract Reverse

**Instruction format** SUBR reg1, reg2**Operation** GR [reg2] ← GR [reg1] – GR [reg2]**Format** Format I**Opcode**

15 0

rrrrr001100RRRR

**Flag**

CY 1 if a borrow to MSB occurs; otherwise, 0.

OV 1 if overflow occurs; otherwise, 0.

S 1 if the result of an operation is negative; otherwise, 0.

Z 1 if the result of an operation is 0; otherwise, 0.

SAT –

**Explanation**

Subtracts the word data of general-purpose register reg2 from the word data of general-purpose register reg1, and stores the result in general-purpose register reg2. The data of general-purpose register reg1 is not affected.

## &lt;Special instruction&gt;

**SWITCH**

Jump with table look up

Jump with Table Look Up

**Instruction format** SWITCH reg1

**Operation**  $adr \leftarrow (PC + 2) + (GR [reg1] \text{ logically shift left by } 1)$   
 $PC \leftarrow (PC + 2) + (\text{sign-extend}(\text{Load-memory}(adr, \text{Halfword}))) \text{ logically shift left by } 1$

**Format** Format I

**Opcode** 15 0  
00000000010RRRRR

**Flag**

CY	–
OV	–
S	–
Z	–
SAT	–

**Explanation**

- <1> Adds the table entry address (address following SWITCH instruction) and data of general-purpose register reg1 logically shifted left by 1, and generates 32-bit table entry address.
- <2> Loads the halfword data pointed to the address generated in <1>.
- <3> Sign-extends the loaded halfword data to word length, and adds the table entry address after logically shifting it left by 1 bit (next address following SWITCH instruction) to generate a 32-bit target address.
- <4> Then jumps to the target address generated in <3>.



## &lt;Logical operation instruction&gt;

<b>SXH</b>	Sign extend halfword
	Sign Extend Halfword

**Instruction format** SXH reg1

**Operation** GR [reg1] ← sign-extend (GR [reg1] (15:0))

**Format** Format I

**Opcode**

15	0
00000000111RRRRR	

**Flag**

CY	–
OV	–
S	–
Z	–
SAT	–

**Explanation** Sign-extends the lower halfword of general-purpose register reg1 to word length.

## &lt;Special instruction&gt;

<b>TRAP</b>	Trap
	Trap

**Instruction format** TRAP vector

★ **Operation**

$EIPC \leftarrow PC + 4$  (restored PC)  
 $EIPSW \leftarrow PSW$   
 $ECR.EICC \leftarrow$  exception code (40H to 4FH, 50H to 5FH)  
 $PSW.EP \leftarrow 1$   
 $PSW.ID \leftarrow 1$   
 $PC \leftarrow$  00000040H (vector = 00H to 0FH (exception code: 40H to 4FH))  
           00000050H (vector = 10H to 1FH (exception code: 50H to 5FH))

**Format** Format X

**Opcode**

15	0	31	16
000001111111iiii		0000000100000000	

**Flag**

CY   –  
 OV   –  
 S     –  
 Z     –  
 SAT  –

**Explanation**

Saves the restored PC and PSW to EIPC and EIPSW, respectively; sets the exception code (EICC of ECR) and the flags of the PSW (sets the EP and ID flags to 1); jumps to the handler address corresponding to the trap vector (00H to 1FH) specified by “vector”, and starts exception processing.

The flags of the PSW other than the EP and ID flags are not affected.

The restored PC is the address of the instruction following the TRAP instruction.



## &lt;Logical operation instruction&gt;

<b>TST</b>	<b>Test</b>
	<b>Test</b>

**Instruction format** TST reg1, reg2

**Operation** result ← GR [reg2] AND GR [reg1]

**Format** Format I

**Opcode**

15	0
rrrrr001011RRRRR	

**Flag**

CY –

OV 0

S 1 if the MSB of the word data of the operation result is 1; otherwise, 0.

Z 1 if the result of an operation is 0; otherwise, 0.

SAT –

**Explanation** ANDs the word data of general-purpose register reg2 with the word data of general-purpose register reg1. The result is not stored, and only the flags are changed. The data of general-purpose registers reg1 and reg2 is not affected.

## &lt;Bit manipulation instruction&gt;

Test bit

**TST1**

Test Bit

**Instruction format** (1) TST1 bit#3, disp16 [reg1]  
 (2) TST1 reg2, [reg1]

**Operation** (1)  $\text{adr} \leftarrow \text{GR}[\text{reg1}] + \text{sign-extend}(\text{disp16})$   
 $\text{Z flag} \leftarrow \text{Not}(\text{Load-memory-bit}(\text{adr}, \text{bit\#3}))$   
 (2)  $\text{adr} \leftarrow \text{GR}[\text{reg1}]$   
 $\text{Z flag} \leftarrow \text{Not}(\text{Load-memory-bit}(\text{adr}, \text{reg2}))$

**Format** (1) Format VIII  
 (2) Format IX

**Opcode**

15	0	31	16
(1)	11bbb111110RRRRR	ddddddddddddddd	

15	0	31	16
(2)	rrrrr111111RRRRR	0000000011100110	

**Flag**

CY –  
 OV –  
 S –  
 Z 1 if bit specified by operands = 0, 0 if bit specified by operands = 1  
 SAT –

**Explanation**

(1) Adds the data of general-purpose register reg1 to a 16-bit displacement, sign-extended to word length, to generate a 32-bit address. Performs a test on the bit specified by the 3-bit bit number, at the byte data location referenced by the generated address. If the specified bit is 0, the Z flag of the PSW is set to 1; if the bit is 1, the Z flag is cleared to 0. The byte data, including the specified bit, is not affected.

(2) Reads the data of general-purpose register reg1 to generate a 32-bit address. Performs a test on the bit specified by the lower 3 bits of reg2, at the byte data location referenced by the generated address. If the specified bit is 0, the Z flag of the PSW is set to 1; if the bit is 1, the Z flag is cleared to 0. The byte data, including the specified bit, is not affected.

## &lt;Logical operation instruction&gt;

<b>XOR</b>	Exclusive OR  Exclusive Or
------------	----------------------------------

**Instruction format** XOR reg1, reg2

**Operation** GR [reg2] ← GR [reg2] XOR GR [reg1]

**Format** Format I

**Opcode**

15	0
rrrrr	001001RRRRR

**Flag**

CY	–
OV	0
S	1 if the MSB of the word data of the operation result is 1; otherwise, 0.
Z	1 if the result of an operation is 0; otherwise, 0.
SAT	–

**Explanation** Exclusively ORs the word data of general-purpose register reg2 with the word data of general-purpose register reg1, and stores the result in general-purpose register reg2. The data of general-purpose register reg1 is not affected.

## &lt;Logical operation instruction&gt;

**XORI**

Exclusive OR immediate (16-bit)

Exclusive Or Immediate

**Instruction format** XORI imm16, reg1, reg2**Operation** GR [reg2] ← GR [reg1] XOR zero-extend (imm16)**Format** Format VI

15	0	31	16
rrrrr110101RRRRR		iiiiiiiiiiiiiiiiiii	

**Flag**

CY –

OV 0

S 1 if the MSB of the word data of the operation result is 1; otherwise, 0.

Z 1 if the result of an operation is 0; otherwise, 0.

SAT –

**Explanation** Exclusively ORs the word data of general-purpose register reg1 with a 16-bit immediate data, zero-extended to word length, and stores the result in general-purpose register reg2. The data of general-purpose register reg1 is not affected.

## &lt;Logical operation instruction&gt;

<b>ZXB</b>	Zero extend byte
	Zero Extend Byte

**Instruction format** ZXB reg1

**Operation** GR [reg1] ← zero-extend (GR [reg1] (7:0))

**Format** Format I

**Opcode**

15	0
00000000100RRRRR	

**Flag**

CY	–
OV	–
S	–
Z	–
SAT	–

**Explanation** Zero-extends the lowest byte of general-purpose register reg1 to word length.



## 5.4 Number of Instruction Execution Clock Cycles

A list of the number of instruction execution clocks when the internal ROM or internal RAM is used is shown below. The number of instruction execution clock cycles differs depending on the combination of instructions. For details, see **CHAPTER 8 PIPELINE**.

Table 5-6 shows the number of instruction execution clock cycles.

**Table 5-6. List of Number of Instruction Execution Clock Cycles (1/3)**

Type of Instruction	Mnemonic	Operand	Byte	Number of Execution Clocks		
				i	r	l
Load instructions	LD.B	disp16 [reg1] , reg2	4	1	1	<b>Note 1</b>
	LD.H	disp16 [reg1] , reg2	4	1	1	<b>Note 1</b>
	LD.W	disp16 [reg1] , reg2	4	1	1	<b>Note 1</b>
	LD.BU	disp16 [reg1] , reg2	4	1	1	<b>Note 1</b>
	LD.HU	disp16 [reg1] , reg2	4	1	1	<b>Note 1</b>
	SLD.B	disp7 [ep] , reg2	2	1	1	<b>Note 2</b>
	SLD.BU	disp4 [ep] , reg2	2	1	1	<b>Note 2</b>
	SLD.H	disp8 [ep] , reg2	2	1	1	<b>Note 2</b>
	SLD.HU	disp5 [ep] , reg2	2	1	1	<b>Note 2</b>
	SLD.W	disp8 [ep] , reg2	2	1	1	<b>Note 2</b>
Store instructions	ST.B	reg2, disp16 [reg1]	4	1	1	1
	ST.H	reg2, disp16 [reg1]	4	1	1	1
	ST.W	reg2, disp16 [reg1]	4	1	1	1
	SST.B	reg2, disp7 [ep]	2	1	1	1
	SST.H	reg2, disp8 [ep]	2	1	1	1
	SST.W	reg2, disp8 [ep]	2	1	1	1
Multiply instructions	MUL	reg1, reg2, reg3	4	1	2 <sup>Note 3</sup>	2
	MUL	imm9, reg2, reg3	4	1	2 <sup>Note 3</sup>	2
	MULH	reg1, reg2	2	1	1	2
	MULH	imm5, reg2	2	1	1	2
	MULHI	imm16, reg1, reg2	4	1	1	2
	MULU	reg1, reg2, reg3	4	1	2 <sup>Note 3</sup>	2
	MULU	imm9, reg2, reg3	4	1	2 <sup>Note 3</sup>	2
Arithmetic operation instructions	ADD	reg1, reg2	2	1	1	1
	ADD	imm5, reg2	2	1	1	1
	ADDI	imm16, reg1, reg2	4	1	1	1
	CMOV	cccc, reg1, reg2, reg3	4	1	1	1
	CMOV	cccc, imm5, reg2, reg3	4	1	1	1
	CMP	reg1, reg2	2	1	1	1
	CMP	imm5, reg2	2	1	1	1

Table 5-6. List of Number of Instruction Execution Clock Cycles (2/3)

Type of Instruction	Mnemonic	Operand	Byte	Number of Execution Clocks		
				i	r	l
Arithmetic operation instructions	DIV	reg1, reg2, reg3	4	35	35	35
	DIVH	reg1, reg2	2	35	35	35
	DIVH	reg1, reg2, reg3	4	35	35	35
	DIVHU	reg1, reg2, reg3	4	34	34	34
	DIVU	reg1, reg2, reg3	4	34	34	34
	MOV	reg1, reg2	2	1	1	1
	MOV	imm5, reg2	2	1	1	1
	MOV	imm32, reg1	6	2	2	2
	MOVEA	imm16, reg1, reg2	4	1	1	1
	MOVHI	imm16, reg1, reg2	4	1	1	1
	SASF	cccc, reg2	4	1	1	1
	SETF	cccc, reg2	4	1	1	1
	SUB	reg1, reg2	2	1	1	1
	SUBR	reg1, reg2	2	1	1	1
Saturated operation instructions	SATADD	reg1, reg2	2	1	1	1
	SATADD	imm5, reg2	2	1	1	1
	SATSUB	reg1, reg2	2	1	1	1
	SATSUBI	imm16, reg1, reg2	4	1	1	1
	SATSUBR	reg1, reg2	2	1	1	1
Logical operation instructions	AND	reg1, reg2	2	1	1	1
	ANDI	imm16, reg1, reg2	4	1	1	1
	BSH	reg2, reg3	4	1	1	1
	BSW	reg2, reg3	4	1	1	1
	HSW	reg2, reg3	4	1	1	1
	NOT	reg1, reg2	2	1	1	1
	OR	reg1, reg2	2	1	1	1
	ORI	imm16, reg1, reg2	4	1	1	1
	SAR	reg1, reg2	4	1	1	1
	SAR	imm5, reg2	2	1	1	1
	SHL	reg1, reg2	4	1	1	1
	SHL	imm5, reg2	2	1	1	1
	SHR	reg1, reg2	4	1	1	1
	SHR	imm5, reg2	2	1	1	1
	SXB	reg1	2	1	1	1
	SXH	reg1	2	1	1	1
	TST	reg1, reg2	2	1	1	1
	XOR	reg1, reg2	2	1	1	1
	XORI	imm16, reg1, reg2	4	1	1	1
	ZXB	reg1	2	1	1	1
ZXH	reg1	2	1	1	1	



Table 5-6. List of Number of Instruction Execution Clock Cycles (3/3)

Type of Instruction	Mnemonic	Operand	Byte	Number of Execution Clocks		
				i	r	l
★ ★ ★ Branch instructions	Bcond	disp9 (When condition is satisfied)	2	2 <sup>Note 4</sup>	2 <sup>Note 4</sup>	2 <sup>Note 4</sup>
		disp9 (When condition is not satisfied)	2	1	1	1
	JARL	disp22, reg2	4	2 <sup>Note 5</sup>	2 <sup>Note 5</sup>	2 <sup>Note 5</sup>
	JMP	[reg1]	2	3 <sup>Note 5</sup>	3 <sup>Note 5</sup>	3 <sup>Note 5</sup>
	JR	disp22	4	2 <sup>Note 5</sup>	2 <sup>Note 5</sup>	2 <sup>Note 5</sup>
★ ★ Bit manipulation instructions	CLR1	bit#3, disp16 [reg1]	4	3 <sup>Note 6</sup>	3 <sup>Note 6</sup>	3 <sup>Note 6</sup>
	CLR1	reg2, [reg1]	4	3 <sup>Note 6</sup>	3 <sup>Note 6</sup>	3 <sup>Note 6</sup>
	NOT1	bit#3, disp16 [reg1]	4	3 <sup>Note 6</sup>	3 <sup>Note 6</sup>	3 <sup>Note 6</sup>
	NOT1	reg2, [reg1]	4	3 <sup>Note 6</sup>	3 <sup>Note 6</sup>	3 <sup>Note 6</sup>
	SET1	bit#3, disp16 [reg1]	4	3 <sup>Note 6</sup>	3 <sup>Note 6</sup>	3 <sup>Note 6</sup>
	SET1	reg2, [reg1]	4	3 <sup>Note 6</sup>	3 <sup>Note 6</sup>	3 <sup>Note 6</sup>
	TST1	bit#3, disp16 [reg1]	4	3 <sup>Note 6</sup>	3 <sup>Note 6</sup>	3 <sup>Note 6</sup>
	TST1	reg2, [reg1]	4	3 <sup>Note 6</sup>	3 <sup>Note 6</sup>	3 <sup>Note 6</sup>
★ ★ Special instructions	CALLT	imm6	2	4 <sup>Note 5</sup>	4 <sup>Note 5</sup>	4 <sup>Note 5</sup>
	CTRET	–	4	3 <sup>Note 5</sup>	3 <sup>Note 5</sup>	3 <sup>Note 5</sup>
	DI	–	4	1	1	1
	DISPOSE	imm5, list12	4	n+1 <sup>Note 7</sup>	n+1 <sup>Note 7</sup>	n+1 <sup>Note 7</sup>
	DISPOSE	imm5, list12, [reg1]	4	n+3 <sup>Note 7</sup>	n+3 <sup>Note 7</sup>	n+3 <sup>Note 7</sup>
	EI	–	4	1	1	1
	HALT	–	4	1	1	1
	LDSR	reg2, regID	4	1	1	1
	NOP	–	2	1	1	1
	PREPARE	list12, imm5	4	n+1 <sup>Note 7</sup>	n+1 <sup>Note 7</sup>	n+1 <sup>Note 7</sup>
	PREPARE	list12, imm5, sp	4	n+2 <sup>Note 7</sup>	n+2 <sup>Note 7</sup>	n+2 <sup>Note 7</sup>
	PREPARE	list12, imm5, imm16	6	n+2 <sup>Note 7</sup>	n+2 <sup>Note 7</sup>	n+2 <sup>Note 7</sup>
	PREPARE	list12, imm5, imm32	8	n+3 <sup>Note 7</sup>	n+3 <sup>Note 7</sup>	n+3 <sup>Note 7</sup>
	RETI	–	4	3 <sup>Note 5</sup>	3 <sup>Note 5</sup>	3 <sup>Note 5</sup>
	STSR	regID, reg2	4	1	1	1
	SWITCH	reg1	2	5	5	5
TRAP	vector	4	3 <sup>Note 5</sup>	3 <sup>Note 5</sup>	3 <sup>Note 5</sup>	
★ ★ ★ Debug function instructions <sup>Note 8</sup>	DBRET	–	4	3 <sup>Note 5</sup>	3 <sup>Note 5</sup>	3 <sup>Note 5</sup>
	DBTRAP	–	2	3 <sup>Note 5</sup>	3 <sup>Note 5</sup>	3 <sup>Note 5</sup>
Undefined instruction code			4	3	3	3

- Notes**
1. Depends on the number of wait states (2 if no wait states).
  2. Depends on the number of wait states (1 if no wait states).
  3. Shortened by 1 clock if reg2 = reg3 (lower 32 bits of results are not written to register) or reg3 = r0 (higher 32 bits of results are not written to register).
  - ★ 4. [Type D, E, and F products]  
4 when there is an instruction that rewrites the PSW contents immediately before.  
[Type A, B, and C products]  
3 when there is an instruction that rewrites the PSW contents immediately before.
  - ★ 5. +1 clock for type D products.  
+2 clocks for type E products.
  6. In case of no wait states (3 + number of read access wait states).
  7. n is the total number of cycles to load registers in list12. (Depends on the number of wait states; n is the number of registers in list12 if no wait states. The operation when n = 0 is the same as when n = 1).
  - ★ 8. Type C products do not support instructions for the debug function.

**Remarks** 1. Operand conventions

Symbol	Meaning
reg1	General-purpose register (used as source register)
reg2	General-purpose register (mainly used as destination register. Some are also used as source registers.)
reg3	General-purpose register (mainly used as remainder of division results or higher 32 bits of multiply results)
bit#3	3-bit data for bit number specification
imm $\times$	$\times$ -bit immediate data
disp $\times$	$\times$ -bit displacement data
regID	System register number
vector	5-bit data for trap vector (00H to 1FH) specification
cccc	4-bit data condition code specification
sp	Stack pointer (r3)
ep	Element pointer (r30)
list $\times$	List of registers ( $\times$ is a maximum number of registers)

2. Execution clock conventions

Symbol	Meaning
i	When other instruction is executed immediately after executing an instruction (issue)
r	When the same instruction is repeatedly executed immediately after the instruction has been executed (repeat)
l	When a subsequent instruction uses the result of execution of the preceding instruction immediately after its execution (latency)

## CHAPTER 6 INTERRUPTS AND EXCEPTIONS

Interrupts are events that occur independently of program execution and are divided into two types: maskable interrupts and non-maskable interrupts (NMI). In contrast, exceptions are events whose occurrence is dependent on program execution and are divided into three types: software exceptions, exception traps, and debug traps.

When an interrupt or exception occurs, control is transferred to a handler whose address is determined by the source of the interrupt or exception. The source of the interrupt/exception is specified by the exception code that is stored in the exception cause register (ECR). Each handler analyzes the ECR register and performs appropriate interrupt servicing or exception processing. The restored PC and restored PSW are written to the status saving registers (EIPC, EIPSW or FEPC, FEPSW).

To restore execution from interrupt or software exception processing, use the RETI instruction. To restore execution from an exception trap or debug trap, use the DBRET instruction. Read the restored PC and restored PSW from the status saving registers, and transfer control to the restored PC.

**Table 6-1. Interrupt/Exception Codes**

Interrupt/Exception Source		Classification	Exception Code	Handler Address	Restored PC	
Name	Trigger					
Non-maskable interrupt (NMI) <sup>Note 1</sup>		NMI0 input	Interrupt	0010H	00000010H	next PC <sup>Note 2</sup>
		NMI1 input	Interrupt	0020H	00000020H	next PC <sup>Notes 2, 3</sup>
		NMI2 input <sup>Note 4</sup>	Interrupt	0030H	00000030H	next PC <sup>Notes 2, 3</sup>
Maskable interrupt		<b>Note 5</b>	Interrupt	<b>Note 5</b>	<b>Note 6</b>	next PC <sup>Note 2</sup>
Software exception	TRAP0n (n = 0 to FH)	TRAP instruction	Exception	004nH	00000040H	next PC
	TRAP1n (n = 0 to FH)	TRAP instruction	Exception	005nH	00000050H	next PC
Exception trap (ILGOP)		Illegal instruction code	Exception	0060H	00000060H	next PC <sup>Note 7</sup>
Debug trap <sup>Note 8</sup>		DBTRAP instruction <sup>Note 8</sup>	Exception	0060H	00000060H	next PC

- Notes**
1. The implemented non-maskable interrupt sources differ depending on the product.
  2. Except when an interrupt is acknowledged during execution of the one of the instructions listed below (if an interrupt is acknowledged during instruction execution, execution is stopped, and then resumed after the completion of interrupt servicing. In this case, the address of the interrupted instruction is the restored PC.).
    - Load instructions (SLD.B, SLD.BU, SLD.H, SLD.HU, SLD.W), divide instructions (DIV, DIVH, DIVU, DIVHU)
    - PREPARE, DISPOSE instruction (only if an interrupt is generated before the stack pointer is updated)
  3. The PC cannot be restored by the RETI instruction. Perform a system reset after interrupt servicing.
  4. Acknowledged even if the NP flag of the PSW is set to 1.
  5. Differs depending on the type of interrupt.
  6. The higher 16 bits are 0000H and the lower 16 bits are the same value as the exception code.
  7. The execution address of the illegal instruction is obtained by “Restored PC – 4”.
  8. Not supported in type C products

★

**Remark** Restored PC: PC value saved to the EIPC or FEPC when interrupt/exception processing is started  
 next PC: PC value at which processing is started after interrupt/exception processing

## 6.1 Interrupt Servicing

### 6.1.1 Maskable interrupts

A maskable interrupt can be masked by the interrupt control register of the interrupt controller (INTC).

The INTC issues an interrupt request to the CPU, based on the acknowledged interrupt with the highest priority.

If a maskable interrupt occurs due to interrupt request input (INT input), the CPU performs the following steps, and transfers control to the handler routine.


- (1) Saves restored PC to EIPC.
- (2) Saves current PSW to EIPSW.
- (3) Writes exception code to lower halfword of ECR (EICC).
- (4) Sets ID flag of PSW to 1 and clears EP flag to 0.
- (5) Sets handler address for each interrupt to PC and transfers control.

EIPC and EIPSW are used as the status saving registers. INT inputs are held pending in the interrupt controller (INTC) when one of the following two conditions occur: when the INT input is masked by its interrupt controller, or when an interrupt service routine is currently being executed (when the NP flag of the PSW is 1 or when the ID flag of the PSW is 1). Interrupts are enabled by clearing the mask condition or by setting the NP and ID flags of the PSW to 0 with the LDSR instruction, at which point new maskable interrupt servicing is started by the pending INT input.

The EIPC and EIPSW registers must be saved by program to enable multiple interrupt servicing because there is only one set of EIPC and EIPSW is provided.

The maskable interrupt servicing format is shown below.

Figure 6-1. Maskable Interrupt Servicing Format



**6.1.2 Non-maskable interrupts**

A non-maskable interrupt cannot be disabled by an instruction and therefore can always be acknowledged. Non-maskable interrupts are generated by NMI input.

When a non-maskable interrupt is generated, the CPU performs the following steps, and transfers control to the handler routine.

- (1) Saves restored PC to FEPC.
- (2) Saves current PSW to FEPSW.
- (3) Writes exception code (0010H) to higher halfword of ECR (FECC).
- (4) Sets NP and ID flags of PSW to 1 and clears EP flag to 0.
- (5) Sets handler address for the non-maskable interrupt to PC and transfers control.


FEPC and FEPSW are used as the status saving registers.

Non-maskable interrupts are held pending in the interrupt controller when another non-maskable interrupt is currently being executed (when the NP flag of the PSW is 1). Non-maskable interrupts are enabled by setting the NP flag of the PSW to 0 with the RETI and LDSR instructions, at which point new non-maskable interrupt servicing is started by the pending non-maskable interrupt request.

★ In the case of type A, B, or C products, NMI2 servicing is executed regardless of the value of the NP flag only when NMI2 is generated during the interrupt servicing of NMI0 and NMI1.

The non-maskable interrupt servicing format is shown below.

**Figure 6-2. Non-Maskable Interrupt Servicing Format**



## 6.2 Exception Processing

### 6.2.1 Software exceptions


A software exception is generated when the TRAP instruction is executed and is always acknowledged.

If a software exception occurs, the CPU performs the following steps, and transfers control to the handler routine.

- (1) Saves restored PC to EIPC.
- (2) Saves current PSW to EIPSW.
- (3) Writes exception code to lower 16 bits (EICC) of ECR (interrupt source).
- (4) Sets EP and ID flags of PSW to 1.
- (5) Sets handler address (00000040H or 00000050H) for software exception to PC and transfers control.

The software exception processing format is shown below.

**Figure 6-3. Software Exception Processing Format**




6.2.2 Exception trap

An exception trap is an exception requested when an instruction is illegally executed. The illegal opcode trap (ILGOP) is the exception trap in the V850E1 core.

An illegal opcode instruction has an instruction code with an opcode (bits 10 through 5) of 11111B and a sub-opcode (bits 26 through 23) of 0111B through 1111B and a sub-opcode (bit 16) of 0B. When this kind of illegal opcode instruction is executed, an exception trap occurs.

Figure 6-4. Illegal Instruction Code




If an exception trap occurs, the CPU performs the following steps, and transfers control to the handler routine (debug monitor routine).

- (1) Saves restored PC to DBPC.
- (2) Saves current PSW to DBPSW.
- (3) Sets NP, EP, and ID flags of PSW to 1.
- ★ (4) Sets DM bit of DIR register to 1.
- (5) Sets handler address (00000060H) for exception trap to PC and transfers control to debug monitor routine.

The exception trap processing format is shown below.

Figure 6-5. Exception Trap Processing Format



**Caution** The operation when executing an instruction not defined as an instruction or illegal instruction is not guaranteed.

**Remark** The execution address of the illegal instruction is obtained by “Restored PC – 4”.



### 6.2.3 Debug trap

- ★ A debug trap is an exception generated when the DBTRAP instruction is executed or when a debug function trap occurs, and is always acknowledged.


If a debug trap occurs, the CPU performs the following steps.

- (1) Saves restored PC to DBPC.
- (2) Saves current PSW to DBPSW.
- (3) Sets NP, EP, and ID flags of PSW to 1.
- (4) Sets DM flag of DIR to 1.
- (5) Sets handler address (00000060H) for debug trap to PC and transfers control to debug monitor routine.

- ★ **Caution** Type C products do not support a debug trap.

The debug trap processing format is shown below.

**Figure 6-6. Debug Trap Processing Format**



## 6.3 Restoring from Interrupt/Exception Processing

### 6.3.1 Restoring from interrupt and software exception

All restoration from interrupt servicing and software exceptions is executed by the RETI instruction.

With the RETI instruction, the CPU performs the following steps, and transfers control to the address of the restored PC.

- (1) If the EP flag of the PSW is 0 and the NP flag of the PSW is 1, the restored PC and PSW are read from FEPC and FEPSW. Otherwise, the restored PC and PSW are read from EIPC and EIPSW.
- (2) Control is transferred to the address of the restored PC and PSW.


When execution has returned from each interrupt servicing, the NP and EP flags of the PSW must be set to the following values by using the LDSR instruction immediately before the RETI instruction, in order to restore the PC and PSW normally:

- To restore from non-maskable interrupt servicing<sup>Note</sup>: NP flag of PSW = 1, EP flag = 0
- To restore from maskable interrupt servicing: NP flag of PSW = 0, EP flag = 0
- To restore from exception processing: EP flag of PSW = 1

- ★ **Note** In the case of type A, B, or C products, NMI1 and NMI2 cannot be restored by the RETI instruction. Execute a system reset after interrupt servicing. NMI2 can be acknowledged even if the NP flag of the PSW is set to 1.

The restoration from interrupt/exception processing format is shown below.

**Figure 6-7. Restoration from Interrupt/Software Exception Processing Format**



### 6.3.2 Restoring from exception trap and debug trap


Restoration from an exception trap and debug trap is executed by the DBRET instruction.

With the DBRET instruction, the CPU performs the following steps, and transfers control to the address of the restored PC.

- (1) The restored PC and PSW are read from DBPC and DBPSW.
- (2) Control is transferred to the address of the restored PC and PSW.
- (3) If restoring from exception trap or debug trap, the DM flag of DIR is cleared to 0.

The restoration from exception trap/debug trap processing format is shown below.

**Figure 6-8. Restoration from Exception Trap/Debug Trap Processing Format**



## CHAPTER 7 RESET

### 7.1 Register Status After Reset

When a low-level signal is input to the reset pin, the system is reset, and program registers and system registers are set in the status shown in Table 7-1. When the reset signal goes high, the reset status is cleared, and program execution begins. If necessary, initialize the contents of each register by program control.

**Table 7-1. Register Status After Reset**

	Register	Status After Reset (Initial Value)
Program registers	General-purpose register (r0)	00000000H (Fixed)
	General-purpose register (r1 to r31)	Undefined
	Program counter (PC)	00000000H
System registers	Interrupt status saving register (EIPC)	0xxxxxxxH
	Interrupt status saving register (EIPSW)	0000xxxH
	NMI status saving register (FEPC)	0xxxxxxxH
	NMI status saving register (FEPSW)	0000xxxH
	Exception cause register (ECR)	00000000H
	Program status word (PSW)	00000020H
	CALLT caller status saving register (CTPC)	0xxxxxxxH
	CALLT caller status saving register (CTPSW)	0000xxxH
	Exception/debug trap status saving register (DBPC)	0xxxxxxxH
	Exception/debug trap status saving register (DBPSW)	0000xxxH
	CALLT base pointer (CTBP)	0xxxxxxxH
	Debug interface register (DIR)	00000040H
	Breakpoint control register 0 (BPC0)	00xxxx0H
	Breakpoint control register 1 (BPC1)	00xxxx0H
	Program ID register (ASID)	000000xxH
	Breakpoint address setting register 0 (BPAV0)	0xxxxxxxH
	Breakpoint address setting register 1 (BPAV1)	0xxxxxxxH
	Breakpoint address mask register 0 (BPAM0)	0xxxxxxxH
	Breakpoint address mask register 1 (BPAM1)	0xxxxxxxH
	Breakpoint data setting register 0 (BPDV0)	Undefined
	Breakpoint data setting register 1 (BPDV1)	Undefined
	Breakpoint data mask register 0 (BPDV0)	Undefined
	Breakpoint data mask register 1 (BPDV1)	Undefined

**Remark** x: Undefined

## 7.2 Starting Up


The CPU begins program execution from address 00000000H after it has been reset.

Immediately after reset, no interrupt requests are acknowledged. To enable interrupts by program, clear the ID flag of the PSW to 0.

## CHAPTER 8 PIPELINE

The V850E1 CPU is based on RISC architecture and executes almost all instructions in one clock cycle under control of a 5-stage pipeline. The instruction execution sequence usually consists of five stages from fetch (IF) to writeback (WB). The execution time of each stage differs depending on the type of the instruction and the type of the memory to be accessed. As an example of pipeline operation, Figure 8-1 shows the processing of the CPU when 9 standard instructions are executed in succession.

**Figure 8-1. Example of Executing Nine Standard Instructions**




<1> through <13> in the figure above indicate the states of the CPU. In each state, writeback (WB) of instruction n, memory access (MEM) of instruction n+1, execution (EX) of instruction n+2, decoding (ID) of instruction n+3, and fetching (IF) of instruction n+4 are simultaneously performed. It takes five clock cycles to process a standard instruction, from the IF stage to the WB stage. Because five instructions can be processed at the same time, however, a standard instruction can be executed in 1 clock on average.

## 8.1 Features

By optimizing the pipeline, the V850E1 CPU improves the CPI (cycle per instruction) rate over the previous V850 CPU.

The pipeline configuration of the V850E1 CPU is shown in Figure 8-2.

**Figure 8-2. Pipeline Configuration**




**8.1.1 Non-blocking load/store**

As the pipeline does not stop during external memory access, efficient processing is possible.

For example, Figure 8-3 shows a comparison of pipeline operations between the V850 CPU and the V850E1 CPU when an ADD instruction is executed after the execution of a load instruction for external memory.

**Figure 8-3. Non-Blocking Load/Store**



**(1) V850 CPU**

The EX stage of the ADD instruction is usually executed in 1 clock. However, a wait time is generated in the EX stage of the ADD instruction during execution of the MEM stage of the previous load instruction. This is because the same stage of the 5 instructions on the pipeline cannot be executed in the same internal clock interval. This also causes a wait time to be generated in the ID stage of the next instruction after the ADD instruction.

**(2) V850E1 CPU**

An asynchronous WB pipeline for the instructions that are necessary for the MEM stage is provided in addition to the master pipeline. The MEM stage of the load instruction is therefore processed by this asynchronous WB pipeline. Because the ADD instruction is processed by the master pipeline, a wait time is not generated, making it possible to execute instructions efficiently as shown in Figure 8-3.




8.1.2 2-clock branch

When executing a branch instruction, the branch destination is decided in the ID stage.

In the case of the conventional V850 CPU, the branch destination of when the branch instruction is executed was decided after execution of the EX stage, but in the case of the V850E1 CPU, due to the addition of an address calculation stage for branch/SLD instruction, the branch destination is decided in the ID stage. Therefore, it is possible to fetch the branch destination instruction 1 clock faster than in the conventional V850 CPU.


Figure 8-4 shows a comparison between the V850 CPU and the V850E1 CPU for pipeline operations with branch instructions.

Figure 8-4. Pipeline Operations with Branch Instructions



★ **Remark** Type D and E products execute interleave access to the internal flash memory or internal mask ROM. Therefore, it takes two clocks (three clocks for type E products) to fetch an instruction immediately after an interrupt has occurred or after a branch destination instruction has been executed. Consequently, it takes three clocks (four clocks for type E products) to execute the ID stage of the branch destination instruction.

Example




8.1.3 Efficient pipeline processing

Because the V850E1 CPU has an ID stage for branch/SLD instructions in addition to the ID stage on the master pipeline, it is possible to perform efficient pipeline processing.

Figure 8-5 shows an example of a pipeline operation where the next branch instruction was fetched in the IF stage of the ADD instruction (instruction fetch from the ROM directly connected to the dedicated bus is performed in 32-bit units. Both ADD instructions and branch instructions in Figure 8-5 use a 16-bit format instruction).

Figure 8-5. Parallel Execution of Branch Instructions



(1) V850 CPU

Although the instruction codes up to the next branch instruction are fetched in the IF stage of the ADD instruction, the ID stage of the ADD instruction and the ID stage of the branch instruction cannot be executed together within the same clock. Therefore, it takes 5 clocks from the branch instruction fetch to the branch destination instruction fetch.

(2) V850E1 CPU

Because V850E1 CPU has an ID stage for branch/SLD instructions in addition to the ID stage on the master pipeline, parallel execution of the ID stage of the ADD instruction and the ID stage of the branch instruction within the same clock is possible. Therefore, it takes only 3 clocks from branch instruction fetch start to branch destination instruction completion.

**Caution** Be aware that the SLD and Bcond instructions are sometimes executed at the same time as other 16-bit format instructions. For example, if the SLD and NOP instructions are executed simultaneously, the NOP instruction may keep the delay time from being generated.

## 8.2 Pipeline Flow During Execution of Instructions

This section explains the pipeline flow during the execution of instructions.

In pipeline processing, the CPU is already processing the next instruction when the memory or I/O write cycle is generated. As a result, I/O manipulations and interrupt request masking will be reflected later than next instruction is issued (ID stage).

★ **(1) Type A, B, and C products**

When a dedicated interrupt controller (INTC) is connected to the NPB (NEC peripheral bus), maskable interrupt acknowledgment is disabled from the next instruction because the CPU detects access to the INTC and performs interrupt request mask processing.

★ **(2) Type D, E, and F products**

When interrupt mask manipulation is performed, maskable interrupt acknowledgment is disabled from the next instruction because the CPU detects access to the internal INTC (ID stage) and performs interrupt request mask processing.


### 8.2.1 Load instructions

**Caution** Due to non-blocking control, there is no guarantee that the bus cycle is complete between the MEM stages. However, when accessing the peripheral I/O area, blocking control is effected, making it possible to wait for the end of the bus cycle at the MEM stage.

★ For type A, B, and C products, non-blocking control is used for access to the programmable peripheral I/O area.

#### (1) LD instructions


[Instructions] LD.B, LD.BU, LD.H, LD.HU, LD.W



[Description] The pipeline consists of 5 stages, IF, ID, EX, MEM, and WB. If an instruction using the execution result is placed immediately after the LD instruction, a data wait time occurs.

#### (2) SLD instructions

[Instructions] SLD.B, SLD.BU, SLD.H, SLD.HU, SLD.W




[Description] The pipeline consists of 4 stages, IF, ID, MEM, and WB. If an instruction using the execution result is placed immediately after the SLD instruction, a data wait time occurs.

8.2.2 Store instructions

**Caution** Due to non-blocking control, there is no guarantee that the bus cycle is complete between the MEM stages. However, when accessing the peripheral I/O area, blocking control is effected, making it possible to wait for the end of the bus cycle at the MEM stage.

★ For the type A, B, and C products, non-blocking control is used for access to the programmable peripheral I/O area.

[Instructions] ST.B, ST.H, ST.W, SST.B, SST.H, SST.W




[Description] The pipeline consists of 5 stages, IF, ID, EX, MEM, and WB. However, no operation is performed in the WB stage, because no data is written to registers.


8.2.3 Multiply instructions

[Instructions] MUL, MULH, MULHI, MULU

[Pipeline] (a) When next instruction is not multiply instruction



(b) When next instruction is multiply instruction




[Description] The pipeline consists of 5 stages, IF, ID, EX1, EX2, and WB. The EX stage takes 2 clocks because it is executed by a multiplier. The EX1 and EX2 stages (different from the normal EX stage) can operate independently. Therefore, the number of clocks for instruction execution is always 1 clock, even if several multiply instructions are executed in a row. However, if an instruction using the execution result is placed immediately after a multiply instruction, a data wait time occurs.

### 8.2.4 Arithmetic operation instructions

#### (1) Instructions other than divide/move word instructions


[Instructions] ADD, ADDI, CMOV, CMP, MOV, MOVEA, MOVHI, SASF, SETF, SUB, SUBR



[Description] The pipeline consists of 5 stages, IF, ID, EX, DF, and WB.

#### (2) Move word instruction

[Instructions] MOV imm32




–: Idle inserted for wait

[Description] The pipeline consists of 6 stages, IF, ID, EX1, EX2 (normal EX stage), DF, and WB.

#### (3) Divide instructions


[Instructions] DIV, DIVH, DIVHU, DIVU

[Pipeline] (a) DIV, DIVH instructions



–: Idle inserted for wait

(b) DIVHU, DIVU instructions




–: Idle inserted for wait

[Description] The pipeline consists of 39 stages, IF, ID, EX1 to EX35 (normal EX stage), DF, and WB for DIV and DIVH instructions. The pipeline consists of 38 stages, IF, ID, EX1 to EX34 (normal EX stage), DF, and WB for DIVHU and DIVU instructions.

[Remark] If an interrupt occurs while a divide instruction is being executed, execution of the instruction is stopped, and the interrupt is serviced, assuming that the return address is the first address of that instruction. After interrupt servicing has been completed, the divide instruction is executed again. In this case, general-purpose registers reg1 and reg2 hold the value before the instruction was executed.

### 8.2.5 Saturated operation instructions


[Instructions] SATADD, SATSUB, SATSUBI, SATSUBR



[Description] The pipeline consists of 5 stages, IF, ID, EX, DF, and WB.

### 8.2.6 Logical operation instructions

[Instructions] AND, ANDI, BSH, BSW, HSW, NOT, OR, ORI, SAR, SHL, SHR, SXB, SXH, TST, XOR, XORI, ZXB, ZXH




[Description] The pipeline consists of 5 stages, IF, ID, EX, DF, and WB.

### 8.2.7 Branch instructions


#### (1) Conditional branch instructions (except BR instruction)

[Instructions] Bcond instructions (BC, BE, BGE, BGT, BH, BL, BLE, BLT, BN, BNC, BNE, BNH, BNL, BNV, BNZ, BP, BSA, BV, BZ)

[Pipeline] (a) When the condition is not satisfied



(b) When the condition is satisfied



(IF): Instruction fetch that is not executed

[Description] The pipeline consists of 5 stages, IF, ID, EX, MEM, and WB. However, no operation is performed in the EX, MEM, and WB stages, because the branch destination is decided in the ID stage.

(a) When the condition is not satisfied

The number of execution clocks for the branch instruction is 1.


(b) When the condition is satisfied

The number of execution clocks for the branch instruction is 2. The IF stage of the next instruction of the branch instruction is not executed.

If an instruction overwriting the contents of the PSW occurs immediately before, the number of execution clocks is 3 because of flag hazard occurrence.

**(2) BR instruction, unconditional branch instructions (except JMP instruction)**

[Instructions] BR, JARL, JR




(IF): Instruction fetch that is not executed

WB\*: No operation is performed in the case of the JR and BR instructions but in the case of the JARL instruction, data is written to the restored PC.

[Description] The pipeline consists of 5 stages, IF, ID, EX, MEM, and WB. However, no operation is performed in the EX, MEM, and WB stages, because the branch destination is decided in the ID stage. However, in the case of the JARL instruction, data is written to the restored PC in the WB stage. Also, the IF stage of the next instruction of the branch instruction is not executed.

**(3) JMP instruction**




(IF): Instruction fetch that is not executed

[Description] The pipeline consists of 5 stages, IF, ID, EX, MEM, and WB. However, no operation is performed in the EX, MEM, and WB stages, because the branch destination is decided in the ID stage.

8.2.8 Bit manipulation instructions


(1) CLR1, NOT1, SET1 instructions



–: Idle inserted for wait

[Description] The pipeline consists of 7 stages, IF, ID, EX1, MEM, EX2 (normal stage), MEM, and WB. However, no operation is performed in the WB stage, because no data is written to registers. In the case of these instructions, the memory access is read-modify-write, the EX stage requires a total of 2 clocks, and the MEM stage requires a total of 2 cycles.

(2) TST1 instruction




–: Idle inserted for wait

[Description] The pipeline consists of 7 stages, IF, ID, EX1, MEM, EX2 (normal stage), MEM, and WB. However, no operation is performed in the second MEM and WB stages, because there is no second memory access and no data is written to registers. In all, this instruction requires 2 clocks.

8.2.9 Special instructions

(1) CALLT instruction




(IF): Instruction fetch that is not executed

[Description] The pipeline consists of 6 stages, IF, ID, MEM, EX, MEM, and WB. However, no operation is performed in the second MEM and WB stages, because there is no memory access and no data is written to registers.




**(2) CTRET instruction**



(IF): Instruction fetch that is not executed


[Description] The pipeline consists of 5 stages, IF, ID, EX, MEM, and WB. However, no operation is performed in the EX, MEM, and WB stages, because the branch destination is decided in the ID stage.

**(3) DI, EI instructions**



[Description] The pipeline consists of 5 stages, IF, ID, EX, MEM, and WB. However, no operation is performed in the MEM and WB stages, because memory is not accessed and data is not written to registers.


[Remark] Both the DI and EI instructions do not sample an interrupt request. An interrupt is sampled as follows while these instructions are being executed.



**(4) DISPOSE instruction**

[Pipeline]


(a) When branch is not executed



-: Idle inserted for wait

n: Number of registers specified by register list (list12)

(b) When branch is executed



(IF): Instruction fetch that is not executed

-: Idle inserted for wait


n: Number of registers specified by register list (list12)

[Description]

The pipeline consists of n + 5 stages (n: register list number), IF, ID, EX, n + 1 times MEM, and WB. The MEM stage requires n + 1 cycles.

**(5) HALT instruction**

[Pipeline]




[Description]

The pipeline consists of 5 stages, IF, ID, EX, MEM and WB. No operation is performed in the MEM and WB stages, because memory is not accessed and no data is written to registers. Also, for the next instruction, the ID stage is delayed until the HALT mode is released.

**(6) LDSR, STSR instructions**


[Pipeline]



[Description]

The pipeline consists of 5 stages, IF, ID, EX, DF, and WB. If the STSR instruction using the EIPC and FEPC system registers is placed immediately after the LDSR instruction setting these registers, a data wait time occurs.


(7) NOP instruction



[Description] The pipeline consists of 5 stages, IF, ID, EX, MEM, and WB. However, no operation is performed in the EX, MEM, and WB stages, because no operation and no memory access is executed, and no data is written to registers.

**Caution** Be aware that the SLD and Bcond instructions are sometimes executed at the same time as other 16-bit format instructions. For example, if the SLD and NOP instructions are executed simultaneously, the NOP instruction may keep the delay time from being generated.


(8) PREPARE instruction



-: Idle inserted for wait  
 n: Number of registers specified by register list (list12)

[Description] The pipeline consists of n + 5 stages (n: register list number), IF, ID, EX, n + 1 times MEM, and WB. The MEM stage requires n + 1 cycles.


(9) RETI instruction



(IF): Instruction fetch that is not executed  
 ID1: Register selection  
 ID2: Read EIPC/FEPC

[Description] The pipeline consists of 6 stages, IF, ID1, ID2, EX, MEM, and WB. However, no operation is performed in the MEM and WB stages, because memory is not accessed and no data is written to registers. The ID stage requires 2 clocks. Also, the IF stages of the next instruction and the instruction after that are not executed.


**(10) SWITCH instruction**



(IF): Instruction fetch that is not executed

[Description] The pipeline consists of 7 stages, IF, ID, EX1 (normal EX stage), MEM, EX2, MEM, and WB. However, no operation is performed in the second MEM and WB stages, because there is no memory access and no data is written to registers.

**(11) TRAP instruction**



(IF): Instruction fetch that is not executed


ID1: Exception code (004nH, 005nH) detection (n = 0 to FH)

ID2: Address generation

[Description] The pipeline consists of 6 stages, IF, ID1, ID2, EX, DF, and WB. The ID stage requires 2 clocks. Also, the IF stages of the next instruction and the instruction after that are not executed.

8.2.10 Debug function instructions


(1) DBRET instruction



(IF): Instruction fetch that is not executed  
 ID1: Register selection  
 ID2: Read DBPC

[Description] The pipeline consists of 6 stages, IF, ID1, ID2, EX, MEM, and WB. However, no operation is performed in the MEM and WB stages, because the memory is not accessed and no data is written to registers. The ID stage requires 2 clocks. Also, the IF stages of the next instruction and the instruction after that are not executed.

(2) DBTRAP instruction



(IF): Instruction fetch that is not executed  
 ID1: Exception code (0060H) detection  
 ID2: Address generation

[Description] The pipeline consists of 6 stages, IF, ID1, ID2, EX, MEM, and WB. The ID stage requires 2 clocks. Also, the IF stages of the next instruction and the instruction after that are not executed.

### 8.3 Pipeline Disorder


The pipeline consists of 5 stages from IF (Instruction Fetch) to WB (Write Back). Each stage basically requires 1 clock for processing, but the pipeline may become disordered, causing the number of execution clocks to increase. This section describes the main causes of pipeline disorder.

#### 8.3.1 Alignment hazard

If the branch destination instruction address is not word aligned ( $A1 = 1, A0 = 0$ ) and is 4 bytes in length, it is necessary to repeat IF twice in order to align instructions in word units. This is called an alignment hazard.

For example, assume that the instructions a to e are placed from address X0H, and that instruction b consists of 4 bytes, and the other instructions each consist of 2 bytes. In this case, instruction b is placed at X2H ( $A1 = A0 = 0$ ), and is not word aligned ( $A1 = 0, A0 = 0$ ). Therefore, when this instruction b becomes the branch destination instruction, an alignment hazard occurs. When an alignment hazard occurs, the number of execution clocks of the branch instruction becomes 4.

Figure 8-6. Alignment Hazard Example



Alignment hazards can be prevented via the following handling in order to obtain faster instruction execution.

- Use 2-byte branch destination instructions.
- Use 4-byte instructions placed at word boundaries ( $A1 = 0, A0 = 0$ ) for branch destination instructions.

### 8.3.2 Referencing execution result of load instruction


For load instructions (LD, SLD), data read in the MEM stage is saved during the WB stage. Therefore, if the contents of the same register are used by the instruction immediately after the load instruction, it is necessary to delay the use of the register by this later instruction until the load instruction has finished using that register. This is called a hazard.

The V850E1 CPU has an interlock function to automatically handle this hazard by delaying the ID stage of the next instruction.

The V850E1 CPU also has a short path that allows the data read during the MEM stage to be used in the ID stage of the next instruction. This short path allows data to be read by the load instruction during the MEM stage and used in the ID stage of the next instruction at the same timing.

As a result of the above, when using the execution result in the instruction following immediately after, the number of execution clocks of the load instruction is 2.

**Figure 8-7. Example of Execution Result of Load Instruction**




As shown in Figure 8-7, when an instruction placed immediately after a load instruction uses the execution result of the load instruction, a data wait time occurs due to the interlock function, and the execution speed is lowered. This drop in execution speed can be avoided by placing instructions that use the execution result of a load instruction at least 2 instructions after the load instruction.

### 8.3.3 Referencing execution result of multiply instruction

For multiply instructions (MULH, MULHI), the operation result is saved to the register in the WB stage. Therefore, if the contents of the same register are used by the instruction immediately after the multiply instruction, it is necessary to delay the use of the register by this later instruction until the multiply instruction has finished using that register (occurrence of hazard).

The V850E1 CPU's interlock function delays the ID stage of the instruction following immediately after. A short path is also provided that allows the EX2 stage of the multiply instruction and the multiply instruction's operation result to be used in the ID stage of the instruction following immediately after at the same timing.

Figure 8-8. Example of Execution Result of Multiply Instruction



As shown in Figure 8-8, when an instruction placed immediately after a multiply instruction uses the execution result of the multiply instruction, a data wait time occurs due to the interlock function, and the execution speed is lowered. This drop in execution speed can be avoided by placing instructions that use the execution result of a multiply instruction at least 2 instructions after the multiply instruction.




### 8.3.4 Referencing execution result of LDSR instruction for EIPC and FEPC

When using the LDSR instruction to set the data of the EIPC and FEPC system registers, and immediately after referencing the same system registers with the STSR instruction, the use of the system registers for the STSR instruction is delayed until the setting of the system registers with the LDSR instruction is completed (occurrence of hazard).

The V850E1 CPU's interlock function delays the ID stage of the STSR instruction immediately after.

As a result of the above, when using the execution result of the LDSR instruction for EIPC and FEPC for an STSR instruction following immediately after, the number of execution clocks of the LDSR instruction becomes 3.

**Figure 8-9. Example of Referencing Execution Result of LDSR Instruction for EIPC and FEPC**



As shown in Figure 8-9, when an STSR instruction is placed immediately after an LDSR instruction that uses the operand EIPC or FEPC, and that STSR instruction uses the LDSR instruction execution result, the interlock function causes a data wait time to occur, and the execution speed is lowered. This drop in execution speed can be avoided by placing STSR instructions that reference the execution result of the preceding LDSR instruction at least 3 instructions after the LDSR instruction.

### 8.3.5 Cautions when creating programs

When creating programs, pipeline disorder can be avoided and instruction execution speed can be raised by observing the following cautions.

- Place instructions that use the execution result of load instructions (LD, SLD) at least 2 instructions after the load instruction.
- Place instructions that use the execution result of multiply instructions (MULH, MULHI) at least 2 instructions after the multiply instruction.
- If using the STSR instruction to read the setting results written to the EIPC or FEPC registers with the LDSR instruction, place the STSR instruction at least 3 instructions after the LDSR instruction.
- For the first branch destination instruction, use a 2-byte instruction, or a 4-byte instruction placed at a word boundary.


### 8.4 Additional Items Related to Pipeline

#### 8.4.1 Harvard architecture

The V850E1 CPU uses Harvard architecture to operate an instruction fetch path from internal ROM and a memory access path to internal RAM independently. This eliminates path arbitration conflicts between the IF and MEM stages and allows orderly pipeline operation.


##### (1) V850E1 CPU (Harvard architecture)

The MEM stage of instruction 1 and the IF stage of instruction 4, as well as the MEM stage of instruction 2 and the IF stage of instruction 5 can be executed simultaneously with an orderly pipeline operation.



##### (2) Not V850E1 CPU (other than Harvard architecture)

The MEM stage of instruction 1 and the IF stage of instruction 4, in addition to the MEM stage of instruction 2 and the IF stage of instruction 5 are in conflict, causing path waiting to occur and slower execution time due to disorderly pipeline operation.




8.4.2 Short path


The V850E1 CPU provides on chip a short path that allows the use of the execution result of the preceding instruction by the following instruction before writeback (WB) is completed for the previous instruction.

**Example 1.** Execution result of arithmetic operation instruction and logical operation used by instruction following immediately after

- V850E1 CPU (on-chip short path)  
The execution result of the preceding instruction can be used for the ID stage of the instruction following immediately after as soon as the result is out (EX stage), without having to wait for writeback to be completed.




- Not V850E1 CPU (No short path)  
The ID stage of the instruction following immediately after is delayed until writeback of the previous instruction is completed.



**Example 2.** Data read from memory by the load instruction used by instruction following immediately after


- V850E1 CPU (on-chip short path)
 

The execution result of the preceding instruction can be used for the ID stage of the instruction following immediately after as soon as the result is out (MEM stage), without having to wait for writeback to be completed.



- Not V850E1 CPU (No short path)
 

The ID stage of the instruction following immediately after is delayed until writeback of the previous instruction is completed.



## CHAPTER 9 SHIFTING TO DEBUG MODE

The V850E1 CPU sets the handler address (0000060H) to the program counter (PC) when a debug trap, exception trap, or debug break occurs, and then shifts to the debug mode.

Moreover, setting single-step operation makes it possible to shift to debug mode each time an instruction executed.

**Caution** When the V850E1 CPU shifts to the debug mode, the data cache is held, and the data and tags are not updated. If the external memory of the cacheable area is accessed in the debug mode, the coherency is corrupted because the data cache is valid only while the external memory is being accessed. Therefore, to manipulate cacheable area data in a debug monitor routine, clear the data cache (for write through) or flush and clear (for writeback) before restoring to the user mode.

### 9.1 How to Shift to Debug Mode

#### (1) Debug trap

Execution of the DBTRAP instruction generates a debug trap and shifts the V850E1 CPU to the debug mode (see 6.2.3 Debug trap).

#### (2) Exception trap

Invalid execution of instructions generates an exception trap and shifts the V850E1 CPU to the debug mode (see 6.2.2 Exception trap).

#### (3) Debug break

The following three types of debug breaks are available.

- Break due to setting breakpoints (2 channels)
- Break due to misalign access exception occurrence
- Break due to alignment error exception occurrence

The following system registers are used to set debug breaks.

- Debug interface register (DIR)
- Breakpoint control registers 0, 1 (BPC0, BPC1)
- Breakpoint address setting registers 0, 1 (BPAV0, BPAV1)
- Breakpoint address mask registers 0, 1 (BPAM0, BPAM1)
- Breakpoint data setting registers 0, 1 (BPDV0, BPDV1)
- Breakpoint data mask registers 0, 1 (BPDM0, BPDM1)

**Remark** Registers, except for the ASID register, can be read or written only in debug mode (the DIR register can be read in user mode). Therefore, perform the initial settings of each register and reading/writing at an arbitrary timing after shifting to debug mode by a debug trap (execution of DBTRAP instruction).

**(a) Break due to setting breakpoints (2 channels)**

The V850E1 CPU shifts to the debug mode based on the breakpoint settings (2 channels) validated when the following break conditions are satisfied. The BPCn register is used to set each condition (n = 0, 1).

**Caution** While the IE bit of the BPCn register is set to 1, the system does not shift to the debug mode if the BP ASID bit value and the program ID set to the ASID register do not match; even if the break conditions match.

**Table 9-1. Break Conditions**

Type	Break Condition		Break Timing	BPxxn Register Setting <sup>Note 2</sup>				Setting of MD, FE, RE, WE Bits of BPCn Register		
	Address <sup>Note 1</sup>	Data		BP AVn	BP AMn	BP DVn	BP DMn	MD	FE	RE, WE
Execution trap	Arbitrary execution address	Specific instruction code	Immediately before execution	<1>	<1>	√	<0>	0	1	0 <sup>Note 5</sup>
		Specific instruction code range		<1>	<1>	√	√			
	Specific execution address	Arbitrary instruction code		√	<0>	<1>	<1>	Any		
		Specific instruction code		√	<0>	√	<0>	0		
		Specific instruction code range		√	<0>	√	√			
	Specific execution address range	Arbitrary instruction code		√	√	<1>	<1>	Any		
		Specific instruction code		√	√	√	<0>	0		
		Specific instruction code range		√	√	√	√			
Access trap	Arbitrary access address	Specific data	After execution <sup>Note 3</sup>	<1>	<1>	√	<0>	0	0	0/1 <sup>Note 6</sup>
		Specific data range	Immediately after execution	<1>	<1>	√	v			
	Specific access address	Arbitrary data	After execution <sup>Note 3</sup>	√	<0>	<1>	<1>	Any <sup>Note 4</sup>		
		Specific data		√	<0>	√	<0>	0		
		Specific data range		√	<0>	√	√			
	Specific access address range	Arbitrary data	Immediately after execution	√	√	<1>	<1>	Any <sup>Note 4</sup>		
		Specific data	After execution <sup>Note 3</sup>	√	√	√	<0>	0		
		Specific data range	√	√	√	√				

- Notes**
1. The execution address indicates the address of an instruction fetch, and the access address indicates the address at which an access occurs in accordance with instruction execution.
  2. Set as follows.
    - √: Set the break conditions.
    - <0>: Clear all bits to 0.
    - <1>: It is not necessary to set the conditions, but set all bits to 1 because the initial value is undefined (bits 31 to 28 of the BPAVn and BPAMn registers are fixed to 0, and cannot be set to 1).

For an execution trap or for an access trap that targets a 64 MB data area, bits 27 and 26 of the BPAVn and BPAMn registers are ignored. However, set them to 1 because the initial value is undefined.
  3. Data write: Immediately after execution  
Data read: After several instructions are executed (slip)
  4. When the MD bit is set to 1, match judgment by the data comparator is ignored. Therefore, the break latency is accelerated by 1 clock (a break occurs at the MEM stage when MD = 0, and at the EX stage when MD = 1).
  5. Always set to 0 (operation is not guaranteed when set to 1).
  6. Set in accordance with the access type (read only, write only, or read/write)

- Cautions**
1. **The match timing of break conditions differs between an execution trap and an access trap (at the ID stage for an execution trap, and at the MEM stage for an access trap). Therefore, even if the sequential break mode is set, the V850E1 CPU may not operate normally when an execution trap occurs after an access trap.**
  2. **In the range break mode, set either the execution trap or access trap to channels 0 and 1.**

- Remarks**
1. n = 0, 1
  2. When multiple break conditions are set, the debug mode is entered if at least one of them is satisfied.
  3. Channels 0 and 1 can be linked to perform the following two operations (however, simultaneous operations are not possible).
    - (i) Break by sequential execution (range break mode)  
This break is set by setting the SQ bit of the debug interface register (DIR) to 1. The debug mode is entered only when the break conditions of channels 0 and 1 match in that order.
    - (ii) Break by simultaneous execution (range break mode)  
This break is set by setting the RE bit of the debug interface register (DIR) to 1. The debug mode is entered only when the break conditions of channels 0 and 1 match at the same time.

**(b) Break due to misalign access exception occurrence**

This break is set by setting the MA bit of the debug interface register (DIR) to 1. The debug mode is entered when a misalign access occurs during execution of the load and store instructions (independent of the enable/disable setting of misaligned access to the CPU).

**(c) Break due to alignment error exception occurrence**

This break is set by setting the AE bit of the debug interface register (DIR) to 1.

The V850E1 CPU shifts to the debug mode when an alignment error occurs.

An alignment error occurs in the following case.

- When the stack pointer (SP) is forcibly aligned to other than a word boundary during PREPARE or DISPOSE instruction execution

**Remark** Misaligned access to the CPU is enabled/disabled via hardware settings (pin input) (in the V850E1 core, set according to the level input to the IFIMAEN pin).

In debug breaks except for access traps, the address of the instruction that caused the break is saved to DBPC (because debug mode is entered before instruction execution is complete). Therefore, the instruction that caused a break is executed after shifting from debug mode to user mode, but an additional debug break does not occur (ignored).

**(4) Single-step operation**

The single-step operation is set by setting the SS flag of the PSW to 1, and the debug mode is entered when each instruction is executed. The single-step operation is set/cleared using the following procedure.

**(a) Single-step operation setting procedure**


- <1> Shift to debug mode via a debug trap (DBTRAP instruction execution).
- <2> Set the SE bit of the DIR register to 1 to control the SS flag of the PSW.
- <3> Set bit 11 of the DBPSW register to 1 to set the SS flag of the PSW to 1 when shifting to the user mode.
- <4> Transfer the restored PC value to the DBPC register.
- <5> Shift to the user mode via the DBRET instruction (the SS flag of the PSW is set to 1 while shifting and the single-step operation is set).

**(b) Single-step operation clearing procedure**

- <1> When operating in the debug mode, clear bit 11 of the DBPSW register to 0 (this manipulation clears the SS flag of the PSW to 0 when shifting to the user mode).
- <2> Clear the SE bit of the DIR register to 0 (however, if this manipulation is omitted, the SS flag of the PSW can be set to 1).
- <3> Shift to the user mode via the DBRET instruction (the SS flag of the PSW is cleared to 0 while shifting and the single-step operation is cleared).




Figure 9-1. Single-Step Operation Execution Flow



**Remark** The SS flag of the PSW is automatically cleared to 0 when an interrupt request is generated in user mode in a single-step operation. Therefore, the single-step operation is not performed in the interrupt servicing routine (the SS flag is set to 1 again due to the restore processing from the interrupt servicing routine (EIPSW → PSW)).

The processing flow may vary depending on the instruction that is executed when an interrupt occurs (see **Figure 9-2**).

Figure 9-2. Processing Flow When Interrupt Request Is Generated During Single-Step Operation



## 9.2 Cautions

The set value of the BPDVn register differs in accordance with the address to be accessed in misaligned access or access by a bit manipulation instruction (n = 0, 1).

In misaligned access, memory access cycles are generated divided into several cycles. In write access, only the address, data, and access type (halfword/byte) of the divided first cycle are compared as break conditions. Also in access by a bit manipulation instruction, the set value of the BPDVn register differs in accordance with the address to be accessed.

The following shows an example of setting break conditions for each access address according to the access size.

**Table 9-2. Break Condition Setting Example**

Access Size (Sample Data)	Access Address <sup>Note 1</sup>	Bus Cycle	TY Bit of BPCn Register		BPAVn Register <sup>Note 1</sup>	BPDVn Register <sup>Note 2</sup>	
			Write	Read		Write	Read
Word (44332211H)	0H	W	1, 1 (W)	1, 1 (W)	0H	44332211H	44332211H
	1H	B→HW→B	0, 1 (B)		1H	xxxx11xxH	
	2H	HW→HW	1, 0 (HW)		2H	2211xxxxH	
	3H	B→HW→B	0, 1 (B)		3H	11xxxxxxH	
Halfword (2211H)	0H	HW	1, 0 (HW)	1, 0 (HW)	0H	xxxx2211H	xxxx2211H
	1H	B→B	0, 1 (B)		1H	xxxx11xxH	
	2H	HW	1, 0 (HW)		2H	2211xxxxH xxxx2211H <sup>Note 3</sup>	
	3H	B→B	0, 1 (B)		3H	11xxxxxxH	
Byte (11H)	0H	B	0, 1 (B)		0H	xxxxxx11H	xxxxxx11H
	1H				1H	xxxx11xxH xxxxxx11H <sup>Note 4</sup>	
	2H				2H	xx11xxxxH xxxxxx11H <sup>Note 4</sup>	
	3H				3H	11xxxxxxH xxxxxx11H <sup>Note 4</sup>	
Byte (11H)	0H	B	0, 1 (B)		0H	xxxxxx11H	
	1H				1H	xxxx11xxH	
	2H				2H	xx11xxxxH	
	3H				3H	11xxxxxxH	

- Notes**
1. Indicates the value of the lower two bits.
  2. “x” indicates being masked by the BPDm register.
  3. Valid only during halfword align access.
  4. Valid only during byte align access.

- Remarks**
1. W: Word data transfer cycle  
HW: Halfword data transfer cycle  
B: Byte data transfer cycle
  2. n = 0, 1

For example, when write-accessing address 03FFEFF1H of the word data 44332211H, the first memory access means writing the byte data 11H to address 03FFEFF1H. A setting example when this access is specified as a break condition of channel 0 is shown below.

- BPAV0 register: 03FFEFF1H
- BPAM0 register: 00000000H
- BPDV0 register: xxxx11xxH (x: don't care)
- BPDM0 register: FFFF00FFH
- TY bit of BPC0 register: 0, 1 (byte access)

## A.1 Restriction on Conflict Between sld Instruction and Interrupt request

### A.1.1 Description

If a conflict occurs between the decode operation of an instruction in <2> immediately before the sld instruction following an instruction in <1> and an interrupt request before the instruction in <1> is complete, the execution result of the instruction in <1> may not be stored in a register.

Instruction <1>

- ld instruction: ld.b, ld.h, ld.w, ld.bu, ld.hu
- sld instruction: sld.b, sld.h, sld.w, sld.bu, sld.hu
- Multiplication instruction: mul, mulh, mulhi, mulu

Instruction <2>

mov reg1, reg2	not reg1, reg2	satsubr reg1, reg2	satsub reg1, reg2
satadd reg1, reg2	satadd imm5, reg2	or reg1, reg2	xor reg1, reg2
and reg1, reg2	tst reg1, reg2	subr reg1, reg2	sub reg1, reg2
add reg1, reg2	add imm5, reg2	cmp reg1, reg2	cmp imm5, reg2
mulh reg1, reg2	shr imm5, reg2	sar imm5, reg2	shl imm5, reg2

<Example>

<i> ld.w [r11], r10	If the decode operation of the mov instruction <ii> immediately before the sld instruction <iii> and an interrupt request conflict before execution of the ld instruction <i> is complete, the execution result of instruction <i> may not be stored in a register.
•	
•	
<ii> mov r10, r28	
<iii> sld.w 0x28, r10	

### A.1.2 Countermeasure

When executing the sld instruction immediately after instruction <ii>, avoid the above operation using either of the following methods.

- Insert a nop instruction immediately before the sld instruction.
- Do not use the same register as the sld instruction destination register in the above instruction <ii> executed immediately before the sld instruction.

## APPENDIX B INSTRUCTION LIST

The instruction function list in alphabetical order is shown in Table B-1, and instruction list in format order is shown in Table B-2.

**Table B-1. Instruction Function List (in Alphabetical Order) (1/11)**

Mnemonic	Operand	Format	Flag					Instruction Function
			CY	OV	S	Z	SAT	
ADD	reg1, reg2	I	0/1	0/1	0/1	0/1	–	Add. Adds the word data of reg1 to the word data of reg2, and stores the result in reg2.
ADD	imm5, reg2	II	0/1	0/1	0/1	0/1	–	Add. Adds the 5-bit immediate data, sign-extended to word length, to the word data of reg2, and stores the result in reg2.
ADDI	imm16, reg1, reg2	VI	0/1	0/1	0/1	0/1	–	Add Immediate. Adds the 16-bit immediate data, sign-extended to word length, to the word data of reg1, and stores the result in reg2.
AND	reg1, reg2	I	–	0	0/1	0/1	–	And. ANDs the word data of reg2 with the word data of reg1, and stores the result in reg2.
ANDI	imm16, reg1, reg2	VI	–	0	0	0/1	–	And. ANDs the word data of reg1 with the 16-bit immediate data, zero-extended to word length, and stores the result in reg2.
Bcond	disp9	III	–	–	–	–	–	Branch on Condition Code. Tests a condition flag specified by an instruction. Branches if a specified condition is satisfied; otherwise, executes the next instruction. The branch destination PC holds the sum of the current PC value and 9-bit displacement which is the 8-bit immediate shifted 1 bit and sign-extended to word length.
BSH	reg2, reg3	XII	0/1	0	0/1	0/1	–	Byte Swap Halfword. Performs endian conversion.
BSW	reg2, reg3	XII	0/1	0	0/1	0/1	–	Byte Swap Word. Performs endian conversion.
CALLT	imm6	II	–	–	–	–	–	Call with Table Look Up. Based on CTBP contents, updates PC value and transfers control.
CLR1	bit#3, disp16 [reg1]	VIII	–	–	–	0/1	–	Clear Bit. Adds the data of reg1 to a 16-bit displacement, sign-extended to word length, to generate a 32-bit address. Then clears the bit, specified by the instruction bit field, of the byte data referenced by the generated address.

Table B-1. Instruction Function List (in Alphabetical Order) (2/11)

Mnemonic	Operand	Format	Flag					Instruction Function
			CY	OV	S	Z	SAT	
CLR1	reg2 [reg1]	IX	–	–	–	0/1	–	Clear Bit. First, reads the data of reg1 to generate a 32-bit address. Then clears the bit, specified by the data of lower 3 bits of reg2 of the byte data referenced by the generated address.
CMOV	cccc, reg1, reg2, reg3	XI	–	–	–	–	–	Conditional Move. reg3 is set to reg1 if a condition specified by condition code “cccc” is satisfied; otherwise, set to the data of reg2.
CMOV	cccc, imm5, reg2, reg3	XII	–	–	–	–	–	Conditional Move. reg3 is set to the data of 5-immediate, sign-extended to word length, if a condition specified by condition code “cccc” is satisfied; otherwise, set to the data of reg2.
CMP	reg1, reg2	I	0/1	0/1	0/1	0/1	–	Compare. Compares the word data of reg2 with the word data of reg1, and indicates the result by using the PSW flags. To compare, the contents of reg1 are subtracted from the word data of reg2.
CMP	imm5, reg2	II	0/1	0/1	0/1	0/1	–	Compare. Compares the word data of reg2 with the 5-bit immediate data, sign-extended to word length, and indicates the result by using the PSW flags. To compare, the contents of the sign-extended immediate data are subtracted from the word data of reg2.
CTRET	(None)	X	0/1	0/1	0/1	0/1	0/1	Restore from CALLT. Restores the restored PC and PSW from the appropriate system register and restores from a routine called by CALLT.
DBRET <sup>Note</sup>	(None)	X	0/1	0/1	0/1	0/1	0/1	Return from debug trap. Restores the restored PC and PSW from the appropriate system register and restores from a debug monitor routine.
DBTRAP <sup>Note</sup>	(None)	I	–	–	–	–	–	Debug trap. Saves the restored PC and PSW to the appropriate system register and transfers control by setting the PC to handler address (00000060H).
DI	(None)	X	–	–	–	–	–	Disables Interrupt. Sets the ID flag of the PSW to 1 to disable the acknowledgment of maskable interrupts from acceptance; interrupts are immediately disabled at the start of this instruction execution.
DISPOSE	imm5, list12	XIII	–	–	–	–	–	Function Dispose. Adds the data of 5-bit immediate imm5, logically shifted left by 2 and zero-extended to word length, to sp. Then pop (load data from the address specified by sp and adds 4 to sp) general-purpose registers listed in list12.

★ **Note** Not supported in type C products

Table B-1. Instruction Function List (in Alphabetical Order) (3/11)

Mnemonic	Operand	Format	Flag					Instruction Function
			CY	OV	S	Z	SAT	
DISPOSE	imm5, list12, [reg1]	XIII	–	–	–	–	–	Function Dispose. Adds the data of 5-bit immediate imm5, logically shifted left by 2 and zero-extended to word length, to sp. Then pop (load data from the address specified by sp and adds 4 to sp) general-purpose registers listed in list12, transfers control to the address specified by reg1.
DIV	reg1, reg2, reg3	XI	–	0/1	0/1	0/1	–	Divide Word. Divides the word data of reg2 by the word data of reg1, and stores the quotient in reg2 and the remainder in reg3.
DIVH	reg1, reg2	I	–	0/1	0/1	0/1	–	Divide Halfword. Divides the word data of reg2 by the lower halfword data of reg1, and stores the quotient in reg2.
DIVH	reg1, reg2, reg3	XI	–	0/1	0/1	0/1	–	Divide Halfword. Divides word data of reg2 by lower halfword data of reg1, and stores the quotient in reg2 and the remainder in reg3.
DIVHU	reg1, reg2, reg3	XI	–	0/1	0/1	0/1	–	Divide Halfword Unsigned. Divides word data of reg2 by lower halfword data of reg1, and stores the quotient in reg2 and the remainder in reg3.
DIVU	reg1, reg2, reg3	XI	–	0/1	0/1	0/1	–	Divide Word Unsigned. Divides the word data of reg2 by the word data of reg1, and stores the quotient in reg2 and the remainder in reg3.
EI	(None)	X	–	–	–	–	–	Enable Interrupt. Clears the ID flag of the PSW to 0 and enables the acknowledgment of maskable interrupts at the beginning of next instruction.
HALT	(None)	X	–	–	–	–	–	Halt. Stops the operating clock of the CPU and places the CPU in the HALT mode.
HSW	reg2, reg3	XII	0/1	0	0/1	0/1	–	Halfword Swap Word. Performs endian conversion.
JARL	disp22, reg2	V	–	–	–	–	–	Jump and Register Link. Saves the current PC value plus 4 to general-purpose register reg2, adds a 22-bit displacement, sign-extended to word length, to the current PC value, and transfers control to the PC. Bit 0 of the 22-bit displacement is masked to 0.
JMP	[reg1]	I	–	–	–	–	–	Jump Register. Transfers control to the address specified by reg1. Bit 0 of the address is masked to 0.
JR	disp22	V	–	–	–	–	–	Jump Relative. Adds a 22-bit displacement, sign-extended to word length, to the current PC value, and transfers control to the PC. Bit 0 of the 22-bit displacement is masked to 0.



Table B-1. Instruction Function List (in Alphabetical Order) (4/11)

Mnemonic	Operand	Format	Flag					Instruction Function
			CY	OV	S	Z	SAT	
LD.B	disp16 [reg1], reg2	VII	–	–	–	–	–	Byte Load. Adds the data of reg1 to a 16-bit displacement, sign-extended to word length, to generate a 32-bit address. Byte data is read from the generated address, sign-extended to word length, and then stored in reg2.
LD.BU	disp16 [reg1], reg2	VII	–	–	–	–	–	Unsigned Byte Load. Adds the data of reg1 and the 16-bit displacement sign-extended to word length, and generates a 32-bit address. Then reads the byte data from the generated address, zero-extends it to word length, and stores it in reg2.
LD.H	disp16 [reg1], reg2	VII	–	–	–	–	–	Halfword Load. Adds the data of reg1 to a 16-bit displacement, sign-extended to word length, to generate a 32-bit address. Halfword data is read from this 32-bit address with bit 0 masked to 0, sign-extended to word length, and stored in reg2.
LD.HU	disp16 [reg1], reg2	VII	–	–	–	–	–	Unsigned Halfword Load. Adds the data of reg1 and the 16-bit displacement sign-extended to word length to generate a 32-bit address. Reads the halfword data from the address masking bit 0 of this 32-bit address to 0, zero-extends it to word length, and stores it in reg2.
LD.W	disp16 [reg1], reg2	VII	–	–	–	–	–	Word Load. Adds the data of reg1 to a 16-bit displacement, sign-extended to word length, to generate a 32-bit address. Word data is read from this 32-bit address with bits 0 and 1 masked to 0, and stored in reg2.
LDSR	reg2, regID	IX	–	–	–	–	–	Load to System Register. Set the word data of reg2 to a system register specified by regID. If regID is PSW, the values of the corresponding bits of reg2 are set to the respective flags of the PSW.
MOV	reg1, reg2	I	–	–	–	–	–	Move. Transfers the word data of reg1 in reg2.
MOV	imm5, reg2	II	–	–	–	–	–	Move. Transfers the value of a 5-bit immediate data, sign-extended to word length, in reg2.
MOV	imm32, reg1	VI	–	–	–	–	–	Move. Transfers the 32-bit immediate data in reg1.
MOVEA	imm16, reg1, reg2	VI	–	–	–	–	–	Move Effective Address. Adds a 16-bit immediate data, sign-extended to word length, to the word data of reg1, and stores the result in reg2.

Table B-1. Instruction Function List (in Alphabetical Order) (5/11)

Mnemonic	Operand	Format	Flag					Instruction Function
			CY	OV	S	Z	SAT	
MOVHI	imm16, reg1, reg2	VI	–	–	–	–	–	Move High Halfword. Adds word data, in which the higher 16 bits are defined by the 16-bit immediate data while the lower 16 bits are set to 0, to the word data of reg1 and stores the result in reg2.
MUL	reg1, reg2, reg3	XI	–	–	–	–	–	Multiply Word. Multiplies the word data of reg2 by the word data of reg1, and stores the result in reg2 and reg3.
MUL	imm9, reg2, reg3	XII	–	–	–	–	–	Multiply Word. Multiplies the word data of reg2 by the 9-bit immediate data sign-extended to word length, and stores the result in reg2 and reg3.
MULH	reg1, reg2	I	–	–	–	–	–	Multiply Halfword. Multiplies the lower halfword data of reg2 by the lower halfword data of reg1, and stores the result in reg2 as word data.
MULH	imm5, reg2	II	–	–	–	–	–	Multiply Halfword. Multiplies the lower halfword data of reg2 by a 5-bit immediate data, sign-extended to halfword length, and stores the result in reg2 as word data.
MULHI	imm16, reg1, reg2	VI	–	–	–	–	–	Multiply Halfword Immediate. Multiplies the lower halfword data of reg1 by a 16-bit immediate data, and stores the result in reg2.
MULU	reg1, reg2, reg3	XI	–	–	–	–	–	Multiply Word Unsigned. Multiplies the word data of reg2 by the word data of reg1, and stores the result in reg2 and reg3.
MULU	imm9, reg2, reg3	XII	–	–	–	–	–	Multiply Word Unsigned. Multiplies the word data of reg2 by the 9-bit immediate data sign-extended to word length, and store the result in reg2 and reg3.
NOP	(None)	I	–	–	–	–	–	No Operation.
NOT	reg1, reg2	I	–	0	0/1	0/1	–	Not. Logically negates (takes 1's complement of) the word data of reg1, and stores the result in reg2.
NOT1	bit#3, disp16 [reg1]	VIII	–	–	–	0/1	–	Not Bit. First, adds the data of reg1 to a 16-bit displacement, sign-extended to word length, to generate a 32-bit address. The bit specified by the 3-bit bit number is inverted at the byte data location referenced by the generated address.
NOT1	reg2, [reg1]	IX	–	–	–	0/1	–	Not Bit. First, reads reg1 to generate a 32-bit address. The bit specified by the lower 3 bits of reg2 of the byte data of the generated address is inverted.

Table B-1. Instruction Function List (in Alphabetical Order) (6/11)

Mnemonic	Operand	Format	Flag					Instruction Function
			CY	OV	S	Z	SAT	
OR	reg1, reg2	I	–	0	0/1	0/1	–	Or. ORs the word data of reg2 with the word data of reg1, and stores the result in reg2.
ORI	imm16, reg1, reg2	VI	–	0	0/1	0/1	–	Or Immediate. ORs the word data of reg1 with the 16-bit immediate data, zero-extended to word length, and stores the result in reg2.
PREPARE	list12, imm5	XIII	–	–	–	–	–	Function Prepare. The general-purpose register displayed in list12 is saved (4 is subtracted from sp, and the data is stored in that address). Next, the data is logically shifted 2 bits to the left, and the 5-bit immediate data zero-extended to word length is subtracted from sp.
PREPARE	list12, imm5, sp/imm	XIII	–	–	–	–	–	Function Prepare. The general-purpose register displayed in list12 is saved (4 is subtracted from sp, and the data is stored in that address). Next, the data is logically shifted 2 bits to the left, and the 5-bit immediate data zero-extended to word length is subtracted from sp. Then, the data specified by the third operand is loaded to ep.
RETI	(None)	X	0/1	0/1	0/1	0/1	0/1	Return from Trap or Interrupt. Reads the restored PC and PSW from the appropriate system register, and restores from interrupt or exception processing routine.
SAR	reg1, reg2	IX	0/1	0	0/1	0/1	–	Shift Arithmetic Right. Arithmetically shifts the word data of reg2 to the right by 'n' positions, where 'n' is specified by the lower 5 bits of reg1 (the MSB prior to shift execution is copied and set as the new MSB), and then writes the result in reg2.
SAR	imm5, reg2	II	0/1	0	0/1	0/1	–	Shift Arithmetic Right. Arithmetically shifts the word data of reg2 to the right by 'n' positions specified by the lower 5-bit immediate data, zero-extended to word length (the MSB prior to shift execution is copied and set as the new MSB), and then writes the result in reg2.
SASF	cccc, reg2	IX	–	–	–	–	–	Shift and Set Flag Condition. reg2 is logically shifted left by 1, and its LSB is set to 1 in a condition specified by condition code "cccc" is satisfied; otherwise, LSB is set to 0.

Table B-1. Instruction Function List (in Alphabetical Order) (7/11)

Mnemonic	Operand	Format	Flag					Instruction Function
			CY	OV	S	Z	SAT	
SATADD	reg1, reg2	I	0/1	0/1	0/1	0/1	0/1	Saturated Add. Adds the word data of reg1 to the word data of reg2, and stores the result in reg2. However, if the result exceeds the maximum positive value, the maximum positive value is stored in reg2; if the result exceeds the maximum negative value, the maximum negative value is stored in reg2. The SAT flag is set to 1.
SATADD	imm5, reg2	II	0/1	0/1	0/1	0/1	0/1	Saturated Add. Adds the 5-bit immediate data, sign-extended to word length, to the word data of reg2, and stores the result in reg2. However, if the result exceeds the maximum positive value, the maximum positive value is stored in reg2; if the result exceeds the maximum negative value, the maximum negative value is stored in reg2. The SAT flag is set to 1.
SATSUB	reg1, reg2	I	0/1	0/1	0/1	0/1	0/1	Saturated Subtract. Subtracts the word data of reg1 from the word data of reg2, and stores the result in reg2. However, if the result exceeds the maximum positive value, the maximum positive value is stored in reg2; if the result exceeds the maximum negative value, the maximum negative value is stored in reg2. The SAT flag is set to 1.
SATSUBI	imm16, reg1, reg2	VI	0/1	0/1	0/1	0/1	0/1	Saturated Subtract Immediate. Subtracts a 16-bit immediate data, sign-extended to word length, from the word data of reg1, and stores the result in reg2. However, if the result exceeds the maximum positive value, the maximum positive value is stored in reg2; if the result exceeds the maximum negative value, the maximum negative value is stored in reg2. The SAT flag is set to 1.
SATSUBR	reg1, reg2	I	0/1	0/1	0/1	0/1	0/1	Saturated Subtract Reverse. Subtracts the word data of reg2 from the word data of reg1, and stores the result in reg2. However, if the result exceeds the maximum positive value, the maximum positive value is stored in reg2; if the result exceeds the maximum negative value, the maximum negative value is stored in reg2. The SAT flag is set to 1.
SET1	bit#3, disp16 [reg1]	VIII	–	–	–	0/1	–	Set Bit. First, adds a 16-bit displacement, sign-extended to word length, to the data of reg1 to generate a 32-bit address. The bits, specified by the 3-bit bit number, are set at the byte data location specified by the generated address.

Table B-1. Instruction Function List (in Alphabetical Order) (8/11)

Mnemonic	Operand	Format	Flag					Instruction Function
			CY	OV	S	Z	SAT	
SET1	reg2, [reg1]	IX	–	–	–	0/1	–	Set Bit. First, reads the data of general-purpose register reg1 to generate a 32-bit address. The bit, specified by the data of lower 3 bits of reg2, is set at the byte data location referenced by the generated address.
SETF	cccc, reg2	IX	–	–	–	–	–	Set Flag Condition. The reg2 is set to 1 if a condition specified by condition code "cccc" is satisfied; otherwise, a 0 is stored in reg2.
SHL	reg1, reg2	IX	0/1	0	0/1	0/1	–	Shift Logical Left. Logically shifts the word data of reg2 to the left by 'n' positions (0 is shifted to the LSB side), where 'n' is specified by the lower 5 bits of reg1, and then writes the result in reg2.
SHL	imm5, reg2	II	0/1	0	0/1	0/1	–	Shift Logical Left. Logically shifts the word data of reg2 to the left by 'n' positions (0 is shifted to the LSB side), where 'n' is specified by a 5-bit immediate data, zero-extended to word length, and then writes the result in reg2.
SHR	reg1, reg2	IX	0/1	0	0/1	0/1	–	Shift Logical Right. Logically shifts the word data of reg2 to the right by 'n' positions (0 is shifted to the MSB side), where 'n' is specified by the lower 5 bits of reg1, and then writes the result in reg2.
SHR	imm5, reg2	II	0/1	0	0/1	0/1	–	Shift Logical Right. Logically shifts the word data of reg2 to the right by 'n' positions (0 is shifted to the MSB side), where 'n' is specified by a 5-bit immediate data, zero-extended to word length, and then writes the result in reg2.
SLD.B	disp7 [ep], reg2	IV	–	–	–	–	–	Byte Load. Adds the 7-bit displacement, zero-extended to word length, to the element pointer to generate a 32-bit address. Byte data is read from the generated address, sign-extended to word length, and then stored in reg2.
SLD.BU	disp4 [ep], reg2	IV	–	–	–	–	–	Unsigned Byte Load. Adds the 4-bit displacement, zero-extended to word length, to the element pointer to generate a 32-bit address. Byte data is read from the generated address, zero-extended to word length, and stored in reg2.
SLD.H	disp8 [ep], reg2	IV	–	–	–	–	–	Halfword Load. Adds the 8-bit displacement, zero-extended to word length, to the element pointer to generate a 32-bit address. Halfword data is read from this 32-bit address with bit 0 masked to 0, sign-extended to word length, and stored in reg2.

**Table B-1. Instruction Function List (in Alphabetical Order) (9/11)**

Mnemonic	Operand	Format	Flag					Instruction Function
			CY	OV	S	Z	SAT	
SLD.HU	disp5 [ep], reg2	IV	–	–	–	–	–	Unsigned Halfword Load. Adds the 5-bit displacement, zero-extended to word length, to the element pointer to generate a 32-bit address. Halfword data is read from this 32-bit address with bit 0 masked to 0, zero-extended to word length, and stored in reg2.
SLD.W	disp8 [ep], reg2	IV	–	–	–	–	–	Word Load. Adds the 8-bit displacement, zero-extended to word length, to the element pointer to generate a 32-bit address. Word data is read from this 32-bit address with bits 0 and 1 masked to 0, and stored in reg2.
SST.B	reg2, disp7 [ep]	IV	–	–	–	–	–	Byte Store. Adds the 7-bit displacement, zero-extended to word length, to the element pointer to generate a 32-bit address, and stores the data of the lowest byte of reg2 in the generated address.
SST.H	reg2, disp8 [ep]	IV	–	–	–	–	–	Halfword Store. Adds the 8-bit displacement, zero-extended to word length, to the element pointer to generate a 32-bit address, and stores the lower halfword of reg2 in the generated 32-bit address with bit 0 masked to 0.
SST.W	reg2, disp8 [ep]	IV	–	–	–	–	–	Word Store. Adds the 8-bit displacement, zero-extended to word length, to the element pointer to generate a 32-bit address, and stores the word data of reg2 in the generated 32-bit address with bits 0 and 1 masked to 0.
ST.B	reg2, disp16 [reg1]	VII	–	–	–	–	–	Byte Store. Adds the 16-bit displacement, sign-extended to word length, to the data of reg1 to generate a 32-bit address, and stores the lowest byte data of reg2 in the generated address.
ST.H	reg2, disp16 [reg1]	VII	–	–	–	–	–	Halfword Store. Adds the 16-bit displacement, sign-extended to word length, to the data of reg1 to generate a 32-bit address, and stores the lower halfword of reg2 in the generated 32-bit address with bit 0 masked to 0.
ST.W	reg2, disp16 [reg1]	VII	–	–	–	–	–	Word Store. Adds the 16-bit displacement, sign-extended to word length, to the data of reg1 to generate a 32-bit address, and stores the word data of reg2 in the generated 32-bit address with bits 0 and 1 masked to 0.
STSR	regID, reg2	IX	–	–	–	–	–	Store Contents of System Register. Stores the contents of a system register specified by regID in reg2.

**Table B-1. Instruction Function List (in Alphabetical Order) (10/11)**

Mnemonic	Operand	Format	Flag					Instruction Function
			CY	OV	S	Z	SAT	
SUB	reg1, reg2	I	0/1	0/1	0/1	0/1	–	Subtract. Subtracts the word data of reg1 from the word data of reg2, and stores the result in reg2.
SUBR	reg1, reg2	I	0/1	0/1	0/1	0/1	–	Subtract Reverse. Subtracts the word data of reg2 from the word data of reg1, and stores the result in reg2.
SWITCH	reg1	I	–	–	–	–	–	Jump with Table Look Up. Adds the table entry address (address following SWITCH instruction) and data of reg1 logically shifted to the left by 1 bit, and loads the halfword entry data specified by the table entry address. Next, logically shifts to the left by 1 bit the loaded data, and after sign-extending it to word length, branches to the target address added to the table entry address (instruction following SWITCH instruction).
SXB	reg1	I	–	–	–	–	–	Sign Extend Byte. Sign-extends the lowermost byte of reg1 to word length.
SXH	reg1	I	–	–	–	–	–	Sign Extend Halfword. Sign-extends lower halfword of reg1 to word length.
TRAP	vector	X	–	–	–	–	–	Trap. Saves the restored PC and PSW; sets the exception code and the flags of the PSW; jumps to the address of the trap handler corresponding to the trap vector specified by vector, and starts exception processing.
TST	reg1, reg2	I	–	0	0/1	0/1	–	Test. ANDs the word data of reg2 with the word data of reg1. The result is not stored, and only the flags are changed.
TST1	bit#3, disp16 [reg1]	VIII	–	–	–	0/1	–	Test Bit. Adds the data of reg1 to a 16-bit displacement, sign-extended to word length, to generate a 32-bit address. Performs the test on the bit, specified by the 3-bit bit number, at the byte data location referenced by the generated address. If the specified bit is 0, the Z flag is set to 1; if the bit is 1, the Z flag is cleared to 0.
TST1	reg2, [reg1]	IX	–	–	–	0/1	–	Test Bit. First, reads the data of reg1 to generate a 32-bit address. If the bits indicated by the lower 3 bits of reg2 of the byte data of the generated address are 0, the Z flag is set to 1, and if they are 1, the Z flag is cleared to 0.
XOR	reg1, reg2	I	–	0	0/1	0/1	–	Exclusive Or. Exclusively ORs the word data of reg2 with the word data of reg1, and stores the result in reg2.

Table B-1. Instruction Function List (in Alphabetical Order) (11/11)

Mnemonic	Operand	Format	Flag					Instruction Function
			CY	OV	S	Z	SAT	
XORI	imm16, reg1, reg2	VI	–	0	0/1	0/1	–	Exclusive Or Immediate. Exclusively ORs the word data of reg1 with a 16-bit immediate data, zero-extended to word length, and stores the result in reg2.
ZXB	reg1	I	–	–	–	–	–	Zero Extend Byte. Zero-extends to word length the lowest byte of reg1.
ZXH	reg1	I	–	–	–	–	–	Zero Extend Halfword. Zero-extends to word length the lower halfword of reg1.



Table B-2. Instruction List (in Format Order) (1/3)

Format	Opcode		Mnemonic	Operand
	15	0 31 16		
I	0000000000000000	–	NOP	–
	r r r r r 0 0 0 0 0 0 R R R R R	–	MOV	reg1, reg2
	r r r r r 0 0 0 0 0 1 R R R R R	–	NOT	reg1, reg2
	r r r r r 0 0 0 0 1 0 R R R R R	–	DIVH	reg1, reg2
	0 0 0 0 0 0 0 0 1 0 R R R R R	–	SWITCH	reg1
	0 0 0 0 0 0 0 0 1 1 R R R R R	–	JMP	[reg1]
	r r r r r 0 0 0 1 0 0 R R R R R	–	SATSUBR	reg1, reg2
	r r r r r 0 0 0 1 0 1 R R R R R	–	SATSUB	reg1, reg2
	r r r r r 0 0 0 1 1 0 R R R R R	–	SATADD	reg1, reg2
	r r r r r 0 0 0 1 1 1 R R R R R	–	MULH	reg1, reg2
	0 0 0 0 0 0 0 1 0 0 R R R R R	–	ZXB	reg1
	0 0 0 0 0 0 0 1 0 1 R R R R R	–	SXB	reg1
	0 0 0 0 0 0 0 1 1 0 R R R R R	–	ZXH	reg1
	0 0 0 0 0 0 0 1 1 1 R R R R R	–	SXH	reg1
	r r r r r 0 0 1 0 0 0 R R R R R	–	OR	reg1, reg2
	r r r r r 0 0 1 0 0 1 R R R R R	–	XOR	reg1, reg2
	r r r r r 0 0 1 0 1 0 R R R R R	–	AND	reg1, reg2
	r r r r r 0 0 1 0 1 1 R R R R R	–	TST	reg1, reg2
	r r r r r 0 0 1 1 0 0 R R R R R	–	SUBR	reg1, reg2
	r r r r r 0 0 1 1 0 1 R R R R R	–	SUB	reg1, reg2
	r r r r r 0 0 1 1 1 0 R R R R R	–	ADD	reg1, reg2
	r r r r r 0 0 1 1 1 1 R R R R R	–	CMP	reg1, reg2
	1 1 1 1 1 0 0 0 0 1 0 0 0 0 0 0	–	DBTRAP <sup>Note</sup>	–
II	r r r r r 0 1 0 0 0 0 i i i i i	–	MOV	imm5, reg2
	r r r r r 0 1 0 0 0 1 i i i i i	–	SATADD	imm5, reg2
	r r r r r 0 1 0 0 1 0 i i i i i	–	ADD	imm5, reg2
	r r r r r 0 1 0 0 1 1 i i i i i	–	CMP	imm5, reg2
	0 0 0 0 0 1 0 0 0 i i i i i i	–	CALLT	imm6
	r r r r r 0 1 0 1 0 0 i i i i i	–	SHR	imm5, reg2
	r r r r r 0 1 0 1 0 1 i i i i i	–	SAR	imm5, reg2
	r r r r r 0 1 0 1 1 0 i i i i i	–	SHL	imm5, reg2
	r r r r r 0 1 0 1 1 1 i i i i i	–	MULH	imm5, reg2
III	d d d d d 1 0 1 1 d d d C C C C	–	Bcond	disp9

★ **Note** Not supported in type C products

Table B-2. Instruction List (in Format Order) (2/3)

Format	Opcode		Mnemonic	Operand
	15	0 31 16		
IV	rrrrr0000110dddd	–	SLD.BU	disp4 [ep], reg2
	rrrrr0000111dddd	–	SLD.HU	disp5 [ep], reg2
	rrrrr0110ddddddd	–	SLD.B	disp7 [ep], reg2
	rrrrr0111ddddddd	–	SST.B	reg2, disp7 [ep]
	rrrrr1000ddddddd	–	SLD.H	disp8 [ep], reg2
	rrrrr1001ddddddd	–	SST.H	reg2, disp8 [ep]
	rrrrr1010ddddddd0	–	SLD.W	disp8 [ep], reg2
	rrrrr1010ddddddd1	–	SST.W	reg2, disp8 [ep]
V	rrrrr11110dddddd	dddddddddddddddd0	JARL	disp22, reg2
	0000011110dddddd	dddddddddddddddd0	JR	disp22
VI	rrrrr11000RRRRR	iiiiiiiiiiiiiiii	ADDI	imm16, reg1, reg2
	rrrrr110001RRRRR	iiiiiiiiiiiiiiii	MOVEA	imm16, reg1, reg2
	rrrrr110010RRRRR	iiiiiiiiiiiiiiii	MOVHI	imm16, reg1, reg2
	rrrrr110011RRRRR	iiiiiiiiiiiiiiii	SATSUBI	imm16, reg1, reg2
	00000110001RRRRR	<b>Note</b>	MOV	imm32, reg1
	rrrrr110100RRRRR	iiiiiiiiiiiiiiii	ORI	imm16, reg1, reg2
	rrrrr110101RRRRR	iiiiiiiiiiiiiiii	XORI	imm16, reg1, reg2
	rrrrr110110RRRRR	iiiiiiiiiiiiiiii	ANDI	imm16, reg1, reg2
	rrrrr110111RRRRR	iiiiiiiiiiiiiiii	MULHI	imm16, reg1, reg2
VII	rrrrr111000RRRRR	ddddddddddddddd	LD.B	disp16 [reg1], reg2
	rrrrr111001RRRRR	ddddddddddddddd0	LD.H	disp16 [reg1], reg2
	rrrrr111001RRRRR	ddddddddddddddd1	LD.W	disp16 [reg1], reg2
	rrrrr111010RRRRR	ddddddddddddddd	ST.B	reg2, disp16 [reg1]
	rrrrr111011RRRRR	ddddddddddddddd0	ST.H	reg2, disp16 [reg1]
	rrrrr111011RRRRR	ddddddddddddddd1	ST.W	reg2, disp16 [reg1]
	rrrrr11110bRRRRR	ddddddddddddddd1	LD.BU	disp16 [reg1], reg2
	rrrrr111111RRRRR	ddddddddddddddd1	LD.HU	disp16 [reg1], reg2
VIII	00bbb111110RRRRR	ddddddddddddddd	SET1	bit#3, disp16 [reg1]
	01bbb111110RRRRR	ddddddddddddddd	NOT1	bit#3, disp16 [reg1]
	10bbb111110RRRRR	ddddddddddddddd	CLR1	bit#3, disp16 [reg1]
	11bbb111110RRRRR	ddddddddddddddd	TST1	bit#3, disp16 [reg1]

**Note** 32-bit immediate data. The higher 32 bits (bits 16 to 47) are as follows.

31	47
iiiiiiiiiiiiiiii	IIIIIIIIIIIIIIII

Table B-2. Instruction List (in Format Order) (3/3)


Format	Opcode		Mnemonic	Operand
	15	0 31 16		
IX	rrrrr111110cccc	0000000000000000	SETF	cccc, reg2
	rrrrr11111RRRRR	0000000000100000	LDSR	reg2, regID
	rrrrr11111RRRRR	0000000001000000	STSR	regID, reg2
	rrrrr11111RRRRR	0000000010000000	SHR	reg1, reg2
	rrrrr11111RRRRR	0000000010100000	SAR	reg1, reg2
	rrrrr11111RRRRR	0000000011000000	SHL	reg1, reg2
	rrrrr11111RRRRR	0000000011100000	SET1	reg2, [reg1]
	rrrrr11111RRRRR	0000000011100010	NOT1	reg2, [reg1]
	rrrrr11111RRRRR	0000000011100100	CLR1	reg2, [reg1]
	rrrrr11111RRRRR	0000000011100110	TST1	reg2, [reg1]
	rrrrr111110cccc	0000001000000000	SASF	cccc, reg2
X	00000111111iiii	0000000100000000	TRAP	vector
	000001111100000	0000000100100000	HALT	–
	000001111100000	0000000101000000	RETI	–
	000001111100000	0000000101000100	CTRET	–
	000001111100000	0000000101000110	DBRET <sup>Note</sup>	–
	000001111100000	0000000101100000	DI	–
	100001111100000	0000000101100000	EI	–
XI	rrrrr11111RRRRR	wwwww01000100000	MUL	reg1, reg2, reg3
	rrrrr11111RRRRR	wwwww01000100010	MULU	reg1, reg2, reg3
	rrrrr11111RRRRR	wwwww01010000000	DIVH	reg1, reg2, reg3
	rrrrr11111RRRRR	wwwww01010000010	DIVHU	reg1, reg2, reg3
	rrrrr11111RRRRR	wwwww01011000000	DIV	reg1, reg2, reg3
	rrrrr11111RRRRR	wwwww01011000010	DIVU	reg1, reg2, reg3
	rrrrr11111RRRRR	wwwww011001cccc0	CMOV	cccc, reg1, reg2, reg3
XII	rrrrr11111iiii	wwwww01001IIII00	MUL	imm9, reg2, reg3
	rrrrr11111iiii	wwwww01001IIII10	MULU	imm9, reg2, reg3
	rrrrr11111iiii	wwwww011000cccc0	CMOV	cccc, imm5, reg2, reg3
	rrrrr1111100000	wwwww01101000000	BSW	reg2, reg3
	rrrrr1111100000	wwwww01101000010	BSH	reg2, reg3
	rrrrr1111100000	wwwww01101000100	HSW	reg2, reg3
XIII	0000011001iiiiL	LLLLLLLLLLLLRRRRR	DISPOSE	imm5, list12, [reg1]
	0000011001iiiiL	LLLLLLLLLLLL00000	DISPOSE	imm5, list12
	0000011110iiiiL	LLLLLLLLLLLL00001	PREPARE	list12, imm5
	0000011110iiiiL	LLLLLLLLLLLLff011	PREPARE	list12, imm5, sp/imm

★ **Note** Not supported in type C products


## APPENDIX C INSTRUCTION OPCODE MAP

This chapter shows the opcode map for the instruction code shown below.

### (1) 16-bit format instruction



### (2) 32-bit format instruction



#### Remark Operand convention

Symbol	Meaning
R	reg1: General-purpose register (used as source register)
r	reg2: General-purpose register (mainly used as destination register. Some are also used as source registers.)
w	reg3: General-purpose register (mainly used as remainder of division results or higher 32 bits of multiply results)
bit#3	3-bit data for bit number specification
imm <sub>x</sub>	x-bit immediate data
disp <sub>x</sub>	x-bit displacement data
cccc	4-bit data condition code specification

[a] Opcode

Bit 10	Bit 9	Bit 8	Bit 7	Bits 6, 5				Format
				0,0	0,1	1,0	1,1	
0	0	0	0	MOV R, r NOP <sup>Note 1</sup>	NOT	DIVH SWITCH <sup>Note 2</sup> DBTRAP Undefined <sup>Note 3</sup>	JMP <sup>Note 4</sup> SLD.BU <sup>Note 5</sup> SLD.HU <sup>Note 6</sup>	I, IV
0	0	0	1	SATSUBR ZXB <sup>Note 4</sup>	SATSUB SXB <sup>Note 4</sup>	SATADD R, r ZXH <sup>Note 4</sup>	MULH SXH <sup>Note 4</sup>	I
0	0	1	0	OR	XOR	AND	TST	
0	0	1	1	SUBR	SUB	ADD R, r	CMP R, r	
0	1	0	0	MOV imm5, r CALLT <sup>Note 4</sup>	SATADD imm5, r	ADD imm5, r	CMP imm5, r	II
0	1	0	1	SHR imm5, r	SAR imm5, r	SHL imm5, r	MULH imm5, r Undefined <sup>Note 4</sup>	IV
0	1	1	0	SLD.B				
0	1	1	1	SST.B				
1	0	0	0	SLD.H				
1	0	0	1	SST.H				
1	0	1	0	SLD.W <sup>Note 7</sup> SST.W <sup>Note 7</sup>				
1	0	1	1	Bcond				III
1	1	0	0	ADDI	MOVEA MOV imm32, R <sup>Note 4</sup>	MOVHI DISPOSE <sup>Note 4</sup>	SATSUBI	VI, XIII
1	1	0	1	ORI	XORI	ANDI	MULHI Undefined <sup>Note 4</sup>	VI
1	1	1	0	LD.B	LD.H <sup>Note 8</sup> LD.W <sup>Note 8</sup>	ST.B	ST.H <sup>Note 8</sup> ST.W <sup>Note 8</sup>	VII
1	1	1	1	JR JARL LD.BU <sup>Note 10</sup> PREPARE <sup>Note 11</sup>	Bit manipulation 1 <sup>Note 9</sup>		LD.HU <sup>Note 10</sup> Undefined <sup>Note 11</sup> Expansion 1 <sup>Note 12</sup>	V, VII, VIII, XIII

- Notes**
1. If R (reg1) = r0 and r (reg2) = r0 (instruction without reg1 and reg2)
  2. If R (reg1) ≠ r0 and r (reg2) = r0 (instruction with reg1 and without reg2)
  3. If R (reg1) = r0 and r (reg2) ≠ r0 (instruction without reg1 and with reg2)
  4. If R (reg2) = r0 (instruction without reg2)
  5. If bit 4 = 0 and r (reg2) ≠ r0 (instruction with reg2)
  6. If bit 4 = 1 and r (reg2) ≠ r0 (instruction with reg2)
  7. See [b]
  8. See [c]
  9. See [d]
  10. If bit 16 = 1 and r (reg2) ≠ r0 (instruction with reg2)
  11. If bit 16 = 1 and r (reg2) = r0 (instruction without reg2)
  12. See [e]

★ **Remark** Type C products do not support the DBTRAP instruction.

**[b] Short format load/store instruction (displacement/sub-opcode)**

Bit 10	Bit 9	Bit 8	Bit 7	Bit 0	
				0	1
0	1	1	0	SLD.B	
0	1	1	1	SST.B	
1	0	0	0	SLD.H	
1	0	0	1	SST.H	
1	0	1	0	SLD.W	SST.W

**[c] Load/store instruction (displacement/sub-opcode)**

Bit 6	Bit 5	Bit 16	
		0	1
0	0	LD.B	
0	1	LD.H	LD.W
1	0	ST.B	
1	1	ST.H	ST.W

**[d] Bit manipulation instruction 1 (sub-opcode)**

Bit 15	Bit 14	
	0	1
0	SET1 bit#3, disp16 [R]	NOT1 bit#3, disp16 [R]
1	CLR1 bit#3, disp16 [R]	TST1 bit#3, disp16 [R]

**[e] Expansion 1 (sub-opcode)**

Bit 26	Bit 25	Bit 24	Bit 23	Bits 22, 21				Format
				0,0	0,1	1,0	1,1	
0	0	0	0	SETF	LDSR	STSR	Undefined	IX
0	0	0	1	SHR	SAR	SHL	Bit manipulation 2 <sup>Note 1</sup>	
0	0	1	0	TRAP	HALT	RETI <sup>Note 2</sup> CTRET <sup>Note 2</sup> DBRET <sup>Note 2</sup> Undefined	EI <sup>Note 3</sup> DI <sup>Note 3</sup> Undefined	X
0	0	1	1	Undefined		Undefined		–
0	1	0	0	SASF	MUL R, r, w MULU R, r, w <sup>Note 4</sup>	MUL imm9, r, w MULU imm9, r, w <sup>Note 4</sup>		IX, XI, XII
0	1	0	1	DIVH DIVHU <sup>Note 4</sup>		DIV DIVU <sup>Note 4</sup>		XI
0	1	1	0	CMOV cccc, imm5, r, w	CMOV cccc, R, r, w	BSW <sup>Note 5</sup> BSH <sup>Note 5</sup> HSW <sup>Note 5</sup>	Undefined	XI, XII
0	1	1	1	Illegal instruction				–
1	x	x	x					

- Notes**
1. See [f]
  2. See [g]
  3. See [h]
  4. If bit 17 = 1
  5. See [i]

★ **Remark** Type C products do not support the DBRET instruction.

**[f] Bit manipulation instruction 2 (sub-opcode)**

Bit 18	Bit 17	
	0	1
0	SET1 r, [R]	NOT1 r, [R]
1	CLR1 r, [R]	TST1 r, [R]

**[g] Return instruction (sub-opcode)**

Bit 18	Bit 17	
	0	1
0	RETI	Undefined
1	CTRET	DBRET

**[h] PSW operation instruction (sub-opcode)**

Bit 15	Bit 14	Bits 13, 12, 11							
		0,0,0	0,0,1	0,1,0	0,1,1	1,0,0	1,0,1	1,1,0	1,1,1
0	0	DI	Undefined						
0	1	Undefined							
1	0	EI	Undefined						
1	1	Undefined							

**[i] Endian conversion instruction (sub-opcode)**

Bit 18	Bit 17	
	0	1
0	BSW	BSH
1	HSW	Undefined



## APPENDIX D DIFFERENCES WITH ARCHITECTURE OF V850 CPU

(1/2)

	Item	V850E1 CPU	V850 CPU
Instructions (including operand)	BSH reg2, reg3	Provided	Not provided
	BSW reg2, reg3		
	CALLT imm6		
	CLR1 reg2, [reg1]		
	CMOV cccc, imm5, reg2, reg3		
	CMOV cccc, reg1, reg2, reg3		
	CTRET		
	DBRET <sup>Note</sup>		
	DBTRAP <sup>Note</sup>		
	DISPOSE imm5, list12		
	DISPOSE imm5, list12 [reg1]		
	DIV reg1, reg2, reg3		
	DIVH reg1, reg2, reg3		
	DIVHU reg1, reg2, reg3		
	DIVU reg1, reg2, reg3		
	HSW reg2, reg3		
	LD.BU disp16 [reg1], reg2		
	LD.HU disp16 [reg1], reg2		
	MOV imm32, reg1		
	MUL imm9, reg2, reg3		
	MUL reg1, reg2, reg3		
	MULU reg1, reg2, reg3		
	MULU imm9, reg2, reg3		
	NOT1 reg2, [reg1]		
	PREPARE list12, imm5		
	PREPARE list12, imm5, sp/imm		
	SASF cccc, reg2		
	SET1 reg2, [reg1]		
	SLD.BU disp4 [ep], reg2		
	SLD.HU disp5 [ep], reg2		
	SWITCH reg1		
	SXB reg1		
	SXH reg1		
	TST1 reg2, [reg1]		
	ZXB reg1		
	ZXH reg1		

★ **Note** Not supported in type C products

Item		V850E1 CPU	V850 CPU
Instruction format	Format IV	Format is different for some instructions.	
	Format XI	Provided	Not provided
	Format XII		
	Format XIII		
Instruction execution clocks		Value differs for some instructions.	
Program space		64 MB linear	16 MB linear
Valid bits of program counter (PC)		Lower 26 bits	Lower 24 bits
System register	CALLT execution status saving registers (CTPC, CTPSW)	Provided	Not provided
	Exception/debug trap status saving registers (DBPC, DBPSW)		
	CALLT base pointer (CTBP)		
	Debug interface register (DIR) <sup>Note 1</sup>		
	Breakpoint control registers 0 and 1 (BPC0, BPC1) <sup>Note 1</sup>		
	Program ID register (ASID) <sup>Note 1</sup>		
	Breakpoint address setting registers 0 and 1 (BPAV0, BPAV1) <sup>Note 1</sup>		
	Breakpoint address mask registers 0 and 1 (BPAM0, BPAM1) <sup>Note 1</sup>		
	Breakpoint data setting registers 0 and 1 (BPDV0, BPDV1) <sup>Note 1</sup>		
	Breakpoint data mask registers 0 and 1 (BPDM0, BPDM1) <sup>Note 1</sup>		
	Exception trap status saving registers	DBPC, DBPSW	EIPC, EIPSW
Illegal instruction code		Instruction code areas differ.	
Misaligned access enable/disable setting		Can be set depending on product	Cannot be set. (misaligned access disabled)
★ Non-maskable interrupt (NMI)	Input	3 (type A, B, C products)	1
		1 (type D, E, F products)	
	Exception code	0010H, 0020H, 0030H	0010H
	Handler address	00000010H, 00000020H, 00000030H	00000010H
Debug trap <sup>Note 2</sup>		Provided	Not provided
Pipeline		At next instruction, pipeline flow differs. <ul style="list-style-type: none"> <li>• Arithmetic operation instruction</li> <li>• Branch instruction</li> <li>• Bit manipulation instruction</li> <li>• Special instruction (TRAP, RETI)</li> </ul>	

- ★ **Notes 1.** Used only in type A and B products
- ★ **2.** Not supported in type C products

## APPENDIX E INSTRUCTIONS ADDED FOR V850E1 CPU COMPARED WITH V850 CPU

Compared with the instruction codes of the V850 CPU, the instruction codes of the V850E1 CPU are upward compatible at the object code level. In the case of the V850E1 CPU, instructions that even if executed have no meaning in the case of the V850 CPU (mainly instructions performing write to the r0 register) are extended as additional instructions.

The following table shows the V850 CPU instructions corresponding to the instruction codes added in the V850E1 CPU. See the table when switching from products that incorporate the V850 CPU to products that incorporate the V850E1 CPU.

**Table E-1. Instructions Added to V850E1 CPU and V850 CPU Instructions with Same Instruction Code (1/2)**

Instructions Added in V850E1 CPU	V850 CPU Instructions with Same Instruction Code as V850E1 CPU
CALLT imm6	MOV imm5, r0 or SATADD imm5, r0
DISPOSE imm5, list12	MOVHI imm16, reg1, r0 or SATSUBI imm16, reg1, r0
DISPOSE imm5, list12 [reg1]	MOVHI imm16, reg1, r0 or SATSUBI imm16, reg1, r0
MOV imm32, reg1	MOVEA imm16, reg1, r0
SWITCH reg1	DIVH reg1, r0
SXB reg1	SATSUB reg1, r0
SXH reg1	MULH reg1, r0
ZXB reg1	SATSUBR reg1, r0
ZXH reg1	SATADD reg1, r0
(RFU)	MULH imm5, r0
(RFU)	MULHI imm16, reg1, r0
BSH reg2, reg3	Illegal instruction
BSW reg2, reg3	
CMOV cccc, imm5, reg2, reg3	
CMOV cccc, reg1, reg2, reg3	
CTRET	
DIV reg1, reg2, reg3	
DIVH reg1, reg2, reg3	
DIVHU reg1, reg2, reg3	
DIVU reg1, reg2, reg3	
HSW reg2, reg3	
MUL imm9, reg2, reg3	
MUL reg1, reg2, reg3	
MULU reg1, reg2, reg3	
MULU imm9, reg2, reg3	
SASF cccc, reg2	

**Table E-1. Instructions Added to V850E1 CPU and V850 CPU Instructions with Same Instruction Code (2/2)**

Instructions Added in V850E1 CPU	V850 CPU Instructions with Same Instruction Code as V850E1 CPU
CLR1 reg2, [reg1]	Undefined
DBRET <sup>Note</sup>	
DBTRAP <sup>Note</sup>	
LD.BU disp16 [reg1], reg2	
LD.HU disp16 [reg1], reg2	
NOT1 reg2, [reg1]	
PREPARE list12, imm5	
PREPARE list12, imm5, sp/imm	
SET1 reg2, [reg1]	
SLD.BU disp4 [ep], reg2	
SLD.HU disp5 [ep], reg2	
TST1 reg2, [reg1]	

★ **Note** Not supported in type C products

## APPENDIX F INDEX

### [Numeral]

16-bit format instruction .....	211
16-bit load/store instruction format .....	44
2-clock branch .....	169
3-operand instruction format .....	45
32-bit format instruction .....	211
32-bit load/store instruction format .....	45

### [A]

ADD .....	53
ADDI .....	54
Additional items related to pipeline .....	186
Address space .....	37
Addressing mode .....	39
Alignment hazard .....	182
AND .....	55
ANDI .....	56
Arithmetic operation instructions .....	48
Arithmetic operation instructions (pipeline) .....	173
ASID .....	30

### [B]

Based addressing .....	41
Bcond .....	57
Bit .....	34, 35
Bit addressing .....	42
Bit manipulation instruction format .....	45
Bit manipulation instructions .....	49
Bit manipulation instructions (pipeline) .....	176
BPAM0 .....	31
BPAM1 .....	31
BPAV0 .....	31
BPAV1 .....	31
BPC0 .....	29
BPC1 .....	29
BPDM0 .....	32
BPDM1 .....	32
BPDV0 .....	32
BPDV1 .....	32
BR instruction (pipeline) .....	175
Branch instructions .....	49
Branch instructions (pipeline) .....	174
Breakpoint address mask registers 0 and 1 .....	31
Breakpoint address setting registers 0 and 1 .....	31
Breakpoint control registers 0 and 1 .....	29
Breakpoint data mask registers 0 and 1 .....	32
Breakpoint data setting registers 0 and 1 .....	32
BSH .....	59
BSW .....	60

Byte .....	34
------------	----

### [C]

CALLT .....	61
CALLT base pointer .....	25
CALLT caller status saving registers .....	23
CALLT instruction (pipeline) .....	176
Cautions when creating programs .....	185
CLR1 .....	62
CLR1 instruction (pipeline) .....	176
CMOV .....	63
CMP .....	64
Conditional branch instruction format .....	44
CTBP .....	25
CTPC .....	23
CTPSW .....	23
CTRET .....	65
CTRET instruction (pipeline) .....	177

### [D]

Data alignment .....	36
Data format .....	33
Data representation .....	35
Data type .....	33
DBPC .....	24
DBPSW .....	24
DBRET .....	66
DBRET instruction (pipeline) .....	181
DBTRAP .....	67
DBTRAP instruction (pipeline) .....	181
Debug function instructions .....	50
Debug function instructions (pipeline) .....	181
Debug interface register .....	26
Debug trap .....	161
DI .....	68
DI instruction (pipeline) .....	177
DIR .....	26
DISPOSE .....	69
DISPOSE instruction (pipeline) .....	178
DIV .....	71
DIVH .....	72
DIVHU .....	74
Divide instructions (pipeline) .....	173
DIVU .....	75

### [E]

ECR .....	20
Efficient pipeline processing .....	170
EI .....	76

EIPC .....	19
EIPSW .....	19
EI instruction (pipeline) .....	177
Exception cause register .....	20
Exception/debug trap status saving registers .....	24
Exception processing .....	159
Exception trap .....	160
Extended instruction format 1 .....	45
Extended instruction format 2 .....	46
Extended instruction format 3 .....	46
Extended instruction format 4 .....	46

**[F]**

FEPC .....	20
FEPSW .....	20
Format I .....	43
Format II .....	43
Format III .....	44
Format IV .....	44
Format V .....	44
Format VI .....	45
Format VII .....	45
Format VIII .....	45
Format IX .....	45
Format X .....	46
Format XI .....	46
Format XII .....	46
Format XIII .....	46

**[G]**

General-purpose registers .....	16
---------------------------------	----

**[H]**

Halfword .....	34
HALT .....	77
HALT instruction (pipeline) .....	178
Harvard architecture .....	186
How to shift to debug mode.....	189
HSW .....	78

**[I]**

imm-reg instruction format .....	43
Immediate addressing .....	41
Instruction address .....	39
Instruction format .....	43
Instruction opcode map .....	211
Instruction set .....	51
Integer .....	35
Internal configuration .....	15
Interrupt servicing .....	156
Interrupt status saving registers .....	19

**[J]**

JARL .....	79
JMP .....	80
JMP instruction (pipeline) .....	175
JR .....	81
Jump instruction format .....	44

**[L]**

LD instructions .....	47
LD instructions (pipeline) .....	171
LD.B .....	82
LD.BU .....	83
LD.H .....	84
LD.HU .....	86
LD.W .....	88
LDSR .....	90
LDSR instruction (pipeline) .....	178
Load instructions .....	47
Load instructions (pipeline) .....	171
Logical operation instructions .....	48
Logical operation instructions (pipeline) .....	174

**[M]**

Maskable interrupt .....	156
Memory map .....	38
MOV .....	91
MOVEA .....	92
Move word instruction (pipeline) .....	173
MOVHI .....	93
MUL .....	94
MULH .....	96
MULHI .....	97
Multiply instructions .....	47
Multiply instructions (pipeline) .....	172
MULU .....	98

**[N]**

NMI status saving registers .....	20
Non-blocking load/store .....	168
Non-maskable interrupt .....	158
NOP .....	100
NOP instruction (pipeline) .....	179
NOT .....	101
NOT1 .....	102
NOT1 instruction (pipeline) .....	176

**[O]**

Operand address .....	41
OR .....	103
ORI .....	104

**[P]**

PC .....	17
Pipeline .....	166
Pipeline disorder .....	182
Pipeline flow during execution of instructions .....	171
PREPARE.....	105
PREPARE instruction (pipeline) .....	179
Program counter .....	17
Program ID register .....	30
Program registers .....	16
Program status word .....	21
PSW .....	21

**[R]**

r0 to r31 .....	16
reg-reg instruction format .....	43
Register addressing .....	41
Register addressing (register indirect) .....	40
Register set .....	15
Register status after reset .....	164
Relative addressing (PC relative) .....	39
Reset .....	164
Restoring from exception trap and debug trap .....	163
Restoring from interrupt/exception processing .....	162
RETI .....	107
RETI instruction (pipeline) .....	179

**[S]**

SAR .....	109
SASF .....	110
SATADD .....	111
SATSUB .....	112
SATSUBI .....	113
SATSUBR .....	114
Saturated operation instructions .....	48
Saturated operation instructions (pipeline) .....	174
SET1 .....	115
SET1 instruction (pipeline) .....	176
SETF .....	116
Shifting to debug mode .....	189
SHL .....	118
Short path .....	187
SHR .....	119
SLD.B .....	120
SLD.BU .....	121
SLD.H .....	122
SLD.HU .....	124
SLD.W .....	126
SLD instructions .....	47
SLD instructions (pipeline) .....	171
Software exception .....	159
Special instructions .....	49
Special instructions (pipeline) .....	176
SST.B .....	128

SST.H .....	129
SST.W .....	131
SST instructions .....	47
ST.B .....	133
ST.H .....	134
ST.W .....	136
ST instructions .....	47
Stack manipulation instruction format 1 .....	46
Starting up .....	165
Store instructions .....	47
Store instructions (pipeline) .....	172
STSR .....	138
STSR instruction (pipeline) .....	178
SUB .....	139
SUBR .....	140
SWITCH .....	141
SWITCH instruction (pipeline) .....	180
SXB .....	142
SXH .....	143
System registers .....	18

**[T]**

TRAP .....	144
TRAP instruction (pipeline) .....	180
TST .....	145
TST1 .....	146
TST1 instruction (pipeline) .....	176

**[U]**

Unconditional branch instructions .....	175
Unsigned integer .....	35

**[W]**

Word .....	33
------------	----

**[X]**

XOR .....	147
XORI .....	148

**[Z]**

ZXB .....	149
ZXH .....	150

## APPENDIX G REVISION HISTORY

### G.1 Major Revisions in This Edition

Page	Description
Throughout	Deletion of product names from target devices, addition of product types as target devices
p.16	Modification of description in <b>2.1 (1) General-purpose registers (r0 to r31)</b>
p.18	Modification of <b>Table 2-2 System Register Numbers</b>
p.24	Modification and addition of description in <b>2.2.6 Exception/debug trap status saving registers (DBPC, DBPSW)</b>
p.24	Addition of <b>Table 2-3 Contents Saved to DBPC</b>
p.26	Modification of <b>Figure 2-10 Debug Interface Register (DIR)</b>
p.29	Modification of <b>Figure 2-11 Breakpoint Control Registers 0 and 1 (BPC0, BPC1)</b>
p.30	Addition of description to <b>2.2.10 Program ID register (ASID)</b>
p.31	Addition of description to <b>2.2.11 Breakpoint address setting registers 0 and 1 (BPAV0, BPAV1)</b>
p.31	Addition of description to <b>2.2.12 Breakpoint address mask registers 0 and 1 (BPAM0, BPAM1)</b>
p.32	Addition of description to <b>2.2.13 Breakpoint data setting registers 0 and 1 (BPDV0, BPDV1)</b>
p.32	Addition of description to <b>2.2.14 Breakpoint data mask registers 0 and 1 (BPDM0, BPDM1)</b>
p.36	Modification of <b>3.3 Data Alignment</b>
pp.94, 98	Modification of description and addition of <b>Caution</b> to MUL and MULU in <b>5.3 Instruction Set</b>
p.120	Addition of <b>Caution (2)</b> to <b>5.3 Instruction Set SLD.B</b>
p.121	Addition of <b>Caution (2)</b> to <b>5.3 Instruction Set SLD.BU</b>
p.123	Addition of <b>Caution (2)</b> to <b>5.3 Instruction Set SLD.H</b>
p.125	Addition of <b>Caution (2)</b> to <b>5.3 Instruction Set SLD.HU</b>
p.127	Addition of <b>Caution (2)</b> to <b>5.3 Instruction Set SLD.W</b>
p.144	Correction of operation of TRAP in <b>5.3 Instruction Set</b>
pp.153, 154	Modification and addition of <b>Notes</b> in <b>Table 5-6 List of Number of Instruction Execution Clock Cycles</b>
p.160	Addition of (4) to <b>6.2.2 Exception trap</b>
p.161	Addition of description to <b>6.2.3 Debug trap</b>
p.189	Addition of <b>CHAPTER 9 SHIFTING TO DEBUG MODE</b>
p.197	Addition of <b>APPENDIX A NOTES</b>
p.224	Addition of <b>APPENDIX G REVISION HISTORY</b>



## G.2 History of Revisions up to This Edition

A history of the revisions up to this edition is shown below. “Applied to:” indicates the chapters to which the revision was applied.

(1/2)

Edition	Major Revision from Previous Edition	Applied to:
2nd	<ul style="list-style-type: none"> <li>• Addition of following products (under development) to target products NB85ET, NU85E, NU85ET, <math>\mu</math>PD703108, 703114, 70F3114, 703116</li> <li>• Deletion of following product from target products <math>\mu</math>PD703117</li> <li>• Change of following products from “under development” to “developed” <math>\mu</math>PD703106, 703107, 70F3107</li> </ul>	Throughout
	Change of <b>Note</b> in <b>Figure 2-1 Registers</b>	CHAPTER 2 REGISTER SET
	Change of <b>Table 2-2 System Register Numbers</b>	
	Addition of <b>Note</b> to <b>Figure 2-6 Program Status Word (PSW)</b>	
	Addition of <b>Note</b> to <b>2.2.6 Exception/debug trap status saving registers (DBPC, DBPSW)</b>	
	Change of <b>Caution</b> in <b>2.2.8 Debug interface register (DIR)</b>	
	Change of <b>Caution</b> in <b>2.2.9 Breakpoint control registers 0 and 1 (BPC0, BPC1)</b>	
	Change of <b>Figure 2-11 Breakpoint Control Registers 0 and 1 (BPC0, BPC1)</b>	
	Change of <b>Caution</b> in <b>2.2.10 Program ID register (ASID)</b>	
	Change of <b>Caution</b> in <b>2.2.11 Breakpoint address setting registers 0 and 1 (BPAV0, BPAV1)</b>	
	Change of <b>Caution</b> in <b>2.2.12 Breakpoint address mask registers 0 and 1 (BPAM0, BPAM1)</b>	
	Change of <b>Caution</b> in <b>2.2.13 Breakpoint data setting registers 0 and 1 (BPDV0, BPDV1)</b>	
	Change of <b>Caution</b> in <b>2.2.14 Breakpoint data mask registers 0 and 1 (BPDM0, BPDM1)</b>	
	Addition of <b>Caution</b> to <b>5.2 (10) Debug function instructions</b>	CHAPTER 5 INSTRUCTION
	Addition of <b>Caution</b> to <b>DBRET</b> in <b>5.3 Instruction Set</b>	
	Addition of <b>Caution</b> to <b>DBTRAP</b> in <b>5.3 Instruction Set</b>	
	Change and addition of <b>Note</b> in <b>Table 5-6 List of Number of Instruction Execution Clock Cycles (NB85E, NB85ET, NU85E, and NU85ET)</b>	
	Change of <b>Note</b> in <b>Table 5-7 List of Number of Instruction Execution Clock Cycles (V850E/MA1, V850E/MA2, V850E/IA1, and V850E/IA2)</b>	
	Addition of <b>Note</b> to <b>Table 6-1 Interrupt/Exception Codes</b>	CHAPTER 6 INTERRUPT AND EXCEPTION
	Addition of <b>Caution</b> to <b>6.2.3 Debug trap</b>	
	Addition of <b>Remark</b> and <b>Example</b> to <b>8.1.2 2-clock branch</b>	CHAPTER 8 PIPELINE
	Addition of <b>Caution</b> to <b>8.1.3 Efficient pipeline processing</b>	
	Correction of description in <b>8.2 (2) V850E/MA1, V850E/MA2, V850E/IA1, V850E/IA2</b>	
	Correction of description in <b>8.2.1 (2) SLD instructions</b>	
	Correction of description in <b>8.2.3 Multiply instructions</b>	
	Addition of <b>Remark</b> to <b>8.2.4 (3) Divide instructions</b>	
	Correction of description in <b>8.2.8 (2) TST1 instruction</b>	
	Addition of <b>Remark</b> to <b>8.2.9 (3) DI, EI instructions</b>	
	Addition of <b>Caution</b> to <b>8.2.9 (7) NOP instruction</b>	

Edition	Major Revision from Previous Edition	Applied to:
2nd	Addition of <b>8.3 Pipeline Disorder</b>	<b>CHAPTER 8 PIPELINE</b>
	Addition of <b>8.4 Additional Items Related to Pipeline</b>	
	Addition of <b>Note to Table A-1 Instruction Function List (in Alphabetical Order)</b>	<b>APPENDIX A INSTRUCTION LIST</b>
	Addition of <b>Note to Table A-2 Instruction List (in Format Order)</b>	
	Correction of <b>Figure in Appendix B (2) 32-bit format instruction</b>	<b>APPENDIX B INSTRUCTION OPCODE MAP</b>
	Addition of <b>Remark to Appendix B [a] Opcode</b>	
	Addition of <b>Remark to Appendix B [e] Expansion 1 (sub-opcode)</b>	
	Addition of <b>Note to Appendix C DIFFERENCES WITH ARCHITECTURE OF V850 CPU</b>	<b>APPENDIX C DIFFERENCES WITH ARCHITECTURE OF V850 CPU</b>
Addition of <b>Note to Table D-1 Instructions Added to V850E1 CPU and V850 CPU Instructions with Same Instruction Code</b>	<b>APPENDIX D INSTRUCTIONS ADDED FOR V850E1 CPU COMPARED WITH V850 CPU</b>	