

P1750A/SOS SINGLE CHIP, 30MHz, CMOS/SOS SPACE PROCESSOR

FEATURES

- Implements the MIL-STD-1750A Instruction Set Architecture
- CMOS/SOS Processor with 32 and 48-Bit Floating Point Arithmetic
- Integer DAIS Mix Performance
3.0 MIPS at 30 MHz
- Available with Class S type manufacturing, screening, and testing
- SOS Insulated substrate technology provides absolute latch up immunity and excellent SEU tolerance
- Total Dose \geq 100 Krads (SI)
- 20, 25 and 30 MHz operation over the Military Temperature Range
- Extensive Error and Fault Management and Interrupt Capability
- Built-In Self Test
- 24 User Accessible Registers
- Single $5V \pm 10\%$ Power Supply
- TTL Signal Level compatible inputs and outputs
- Multiprocessor and Co-processor capability
- Built-In Function (BIF) for User Defined Instructions
- Two programmable Timers
- SOS devices are fully interchangeable with application-proven CMOS P1750A Processors; SMD 5962-87665
- Available In:
 - 68-Lead Quad Pack (Leaded Chip Carrier) with Optional Gull Wing

GENERAL DESCRIPTION

The PACE1750A is a general purpose, application-proven single-chip, 16-bit CMOS microprocessor designed for high performance floating point and integer arithmetic, with extensive real time environment support. It offers a variety of data types, including bits, bytes, 16-bit and 32-bit integers, and 32-bit and 48-bit floating point numbers. It provides 13 addressing modes, including direct, indirect, indexed, based, based indexed and immediate long and short, and it can access 2 MWords of segmented memory space (64 KWord segments without use of a Mil-Std-1750A MMU).

The PACE1750A offers a well-rounded instruction set with 130 instruction types, including a comprehensive integer, floating point, integer-to-floating point and floating point-to-integer set, a variety of stack manipulation instructions, high level language support instructions such as Compare Between Bounds and Loop control instructions. It also offers some unique instructions such as vectored I/O, supports executive and user modes, and provides an escape mechanism which allows user-defined instructions using a coprocessor. The instruction set is fully compliant with MIL-STD-1750A.

The chip includes 16 general purpose registers, 8 other

user-accessible registers, and an array of real time application support resources, such as 2 programmable timers, a complete interrupt controller supporting 16 levels of prioritized internal and external interrupts, and faults and exceptions handler controlling internally and externally generated faults.

The P1750A uses a single multiplexed 16-bit parallel bus. Status signals are provided to determine whether the processor is in the memory or I/O bus cycle, reading and writing, and whether the bus cycle is for data or instructions.

The basic bus cycle is 4 clocks long. The P1750A will extend the cycle by insertion of wait states in the address and data phases (in response to RDYA and RDYD signals, respectively) and will hold the machine in Hi-Z if this CPU has not acquired the bus. A typical non-bus cycle is three clocks long. However, variable length cycles are used for such repetitive operations as multiply, divide, scale, and normalize, reducing significantly the number of CPU CLOCKS per operation step and resulting in fast integer and floating point execution times.



ABSOLUTE MAXIMUM RATINGS¹

Supply Voltage Range	-0.5V to +7.0V
Input Voltage Range	-0.5V to $V_{CC} + 0.5V$
Storage Temperature Range	-65°C to +150°C
Input Current Range	-30mA to +5mA
Voltage applied to Inputs	-0.5V to $V_{CC} + 0.5V$
Current applied to Output ³	150mA
Maximum Power Dissipation ²	1.5W
Operating worst case power dissipation (outputs open):	
0.5W	at 20MHz
0.6W	at 25MHz
0.7W	at 30MHz
Lead Temperature Range (soldering 10 seconds)	300°C
Thermal resistance, junction-to-case (θ_{JC}): Packages QL and QG	8°C/W

RECOMMENDED OPERATING CONDITIONS

Supply Voltage Range	4.5V to +5.5V
Case Operating Temperature Range	-55°C to +125°C

Notes

1. Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.
2. Must withstand the added power dissipation due to short circuit test e.g., I_{OS}.
3. Duration 1 second or less.

RADIATION HARDNESS

Total Dose - (All specification, still within limits)	$> 1 \times 10^5$ Rad (S) [1]
Neutron Hardness	1×10^{15} neutrons/cm ² [2]
Single Event Upset	$> 9 \times 10^{-10}$ errors per day [3]
Radiation Induced Latch Up	Absolute Immunity [4]

Notes:

- [1] Tested MIL-STD-883 TM 1019
- [2] CMOS/SOS is a majority carrier technology and is therefore unaffected. CMOS/SOS typically withstands neutron radiation to $> 10^{15}$ (limit of available test equipment). Testing waived, MIL-STD-883 TM 5005.
- [3] Tested at Brookhaven National Laboratory
- [4] Physically impossible for SOS device to suffer destructive latch up from natural space ionizing radiation.

DC ELECTRICAL SPECIFICATIONS (Over recommended operating conditions)

Symbol	Parameter	Min	Max	Unit	Conditions ¹
V_H	Input HIGH Level Voltage	2.0	$V_{CC} + 0.5$	V	
V_{IL}	Input LOW Level Voltage ²	-0.5	0.8	V	
V_{OH}	Output HIGH Level Voltage	2.4		V	$V_{CC} = 4.5V$, $I_{OH} = -8.0mA$
		$V_{CC} - 0.2$		V	$V_{CC} = 4.5V$, $I_{OH} = -300\mu A$
V_{OL}	Output LOW Level Voltage		0.5	V	$V_{CC} = 4.5V$, $I_{OL} = 8.0mA$
			0.2	V	$V_{CC} = 4.5V$, $I_{OL} = 300\mu A$
I_{IH1}	Input HIGH Level Current, except $I_{B0} - I_{B15}$, <u>BUS BUSY, BUS LOCK</u>		300	μA	$V_{IN} = V_{CC}$, $V_{CC} = 5.5V$
I_{IH2}	Input HIGH Level Current, $I_{B0} - I_{B15}$, <u>BUS BUSY, BUS LOCK</u>		100	μA	$V_{IN} = V_{CC}$, $V_{CC} = 5.5V$
I_{IL1}	Input LOW Level Current, except $I_{B0} - I_{B15}$, <u>BUS BUSY, BUS LOCK</u>		-50	μA	$V_{IN} = GND$, $V_{CC} = 5.5V$
I_{IL2}	Input LOW Level Current, $I_{B0} - I_{B15}$, <u>BUS BUSY, BUS LOCK</u>		-50	μA	$V_{IN} = GND$, $V_{CC} = 5.5V$
I_{OZH}	Output Three-State Current		50	μA	$V_{OUT} = 2.4V$, $V_{CC} = 5.5V$
I_{OZL}	Output Three-State Current		-50	μA	$V_{OUT} = 0.5V$, $V_{CC} = 5.5V$
I_{CCOC}	Quiescent Power Supply Current (CMOS Input Levels)		25	mA	$V_{IN} < 0.2V$ or $< V_{CC} - 0.2V$, $f = 0MHz$, Outputs Open, $V_{CC} = 5.5V$
I_{CCOT}	Quiescent Power Supply Current (TTL Input Levels)		100	mA	$V_{IN} < 3.4V$, $f = 0MHz$, Outputs Open, $V_{CC} = 5.5V$
I_{CCD}	Dynamic Power Supply Current	20 MHz	90	mA	$V_{CC} = 0V$ TO V_{CC}
		25 MHz	100	mA	$t_r = t_f = 2.5 ns$
		30 MHz	125	mA	Outputs Open, $V_{CC} = 5.5V$
I_{OS}	Output Short Circuit Current ³	-25		mA	$V_{OUT} = GND$, $V_{CC} = 5.5V$
C_{IN}	Input Capacitance		10	pF	
C_{OUT}	Output Capacitance		15	pF	
C_{IO}	Bidirectional Capacitance		15	pF	

Notes

- $4.5V \leq V_{CC} \leq 5.5V$, $-65^\circ C \leq T_C \leq +125^\circ C$. Unless otherwise specified, testing shall be conducted at worst-case conditions.
- $V_{IL} = -3.0V$ for pulse widths less than or equal to 20ns.
- Duration of the short should not exceed one second; only one output may be shorted at a time.

SIGNAL PROPAGATION DELAYS^{1, 2}

Symbol	Parameter	20 MHz		25 MHz		30 MHz		Unit
		Min	Max	Min	Max	Min	Max	
t _{C(BR)L}	BUS REQ		33		30		27	ns
t _{C(BR)H}	BUS REQ		33		30		27	ns
t _{BGV(C)}	BUS GNT setup	5		5		5		ns
t _{C(BG)X}	BUS GNT hold	5		5		5		ns
t _{C(BB)L}	BUS BUSY LOW		38		33		24	ns
t _{C(BB)H}	BUS BUSY HIGH		38		33		24	ns
t _{BBV(C)}	BUS BUSY setup	5		5		5		ns
t _{C(BB)X}	BUS BUSY hold	5		5		5		ns
t _{C(BL)L}	BUS LOCK LOW		38		34		32	ns
t _{C(BL)H}	BUS LOCK HIGH		38		34		32	ns
t _{BLV(C)}	BUS LOCK setup	5		5		5		ns
t _{C(BL)X (IN)}	BUS LOCK hold	5		5		5		ns
t _{C(ST)V}	M/IO, R/W Status		32		28		25	ns
t _{C(ST)V}	AS ₀ -AS ₃ , AK ₀ -AK ₃ , D/I Status		27		23		21	ns
t _{C(ST)X}	AS ₀ -AS ₃ , AK ₀ -AK ₃ , D/I Status, M/IO, R/W	0		0		0		ns
t _{C(SA)H}	STRBA HIGH		24		20		18	ns
t _{C(SA)L}	STRBA LOW		24		20		18	ns
t _{SAL(BA)X}	Address hold from STRBA LOW	5		5		5		ns
t _{RAV(C)}	RDYA setup	5		5		5		ns
t _{C(RA)X}	RDYA hold	5		5		5		ns
t _{C(SD)WL}	STRBD LOW write		24		20		18	ns
t _{C(SD)H}	STRBD HIGH		24		20		18	ns
t _{C(SDR)L}	STRBD LOW read		24		20		18	ns
t _{(SDR)HIBDX}	STRBD HIGH	0		0		0		ns
t _{SDWH(IBD)X}	STRBD HIGH	28		28		28		ns
t _{SDL(SD)H}	STRBD write	32		32		32		ns
t _{ROV(C)}	RDYD setup	5		5		5		ns
t _{C(RD)X}	RDYD hold	5		5		5		ns
t _{C(IA)V}	IB ₀ -IB ₁₅		36		32		28	ns
t _{FC(IA)V}	IB ₀ -IB ₁₅	0		0		0		ns
t _{(BDR)V(C)}	IB ₀ -IB ₁₅ setup	10		10		10		ns
t _{C(IBD)X}	IB ₀ -IB ₁₅ hold (read)	10		10		10		ns
t _{C(IBD)X}	Data valid out (write)	0		0		0		ns


SIGNAL PROPAGATION DELAYS^{1, 2} (continued)

ymbol	Parameter	20 MHz		25 MHz		30 MHz		Unit
		Min	Max	Min	Max	Min	Max	
t _{FC(1B0)V}	IB ₀ -IB ₁₅		38		34		32	ns
t _{C(SNW)}	SNEW		34		30		28	ns
t _{FC(TGO)}	TRIGO RST		34		30		28	ns
t _{RSTL(DMA ENL)}	DMA enable		44		40		38	ns
t _{C(DME)}	DMA enable		44		40		38	ns
t _{FC(NPU)}	Normal power up		44		40		38	ns
t _{C(ER)}	Clock to major error unrecoverable		60		55		52	ns
t _{RSTL(NPU)}	$\overline{\text{RESET}}$		50		45		40	ns
t _{REQV(C)}	Console request	0		0		0		ns
t _{C(REQ)X}	Console request	10		10		10		ns
t _{FV(BB)H}	Level sensitive faults	5		5		5		ns
t _{BBH(F)X}	Level sensitive faults	5		5		5		ns
t _{IRV(C)}	IOL ₁₋₂ INT setup user interrupt (0-5)	0		0		0		ns
t _{C(IR)X}	Power down interrupt level sensitive hold	15		15		15		ns
t _{RSTL (RSTH)}	Reset pulse width	25		25		20		ns
t _{C(XX)Z}	Clock to three-state		24		20		18	ns
t _{(F), t₁₍₁₎}	Edge sensitive pulse width	5		5		5		ns
* t _f	Clock rise and fall		5		5		5	ns

Notes


1. $4.5V \leq V_{CC} \leq 5.5V$, $-55^{\circ}C \leq T_C \leq +125^{\circ}C$. Unless otherwise specified, testing shall be conducted at worst-case conditions.
2. All timing parameters are composed of Three elements. The first "t" stands for timing. The second represents the "from" signal. The third in parentheses indicates "to" signal. When the CPU clock is one of the signal elements, either the rising edge "C" or the falling edge "FC" is referenced. When other elements are used, an additional suffix indicates the final logic level of the signal. "L" - low level, "H" - high level, "V" - valid, "Z" - high impedance, "X" - don't care, "LH" - low to high, "ZH" - high impedance to high, "R" - read cycle, and "W" - write cycle.
3. Functional test shall consist of the same functional test used when testing the equivalent bulk CMOS, Mil-Std-883 compliant, Class B SMD 5962-87665 device.

MINIMUM WRITE BUS CYCLE TIMING DIAGRAM




Note:
All time measurements on active signals relate to the 1.5 volt level.

MINIMUM READ BUS CYCLE TIMING DIAGRAM




Note:
All time measurements on active signals relate to the 1.5 volt level.

MINIMUM WRITE BUS CYCLE, FOLLOWED BY A NON-BUS CYCLE, TIMING DIAGRAM




Note:
All time measurements on active signals relate to the 1.5 volt level.


TRIGO RST Discrete Timing




DMA EN Discrete Timing




Normal Power Up Discrete Timing



XIO Operations




SNEW Discrete Timing




Note:
All time measurements on active signals relate to the 1.5 volt level.

EXTERNAL FAULTS AND INTERRUPTS TIMING DIAGRAM


Edge-sensitive Interrupts and faults (SYSFLT₀, SYSFLT₁) min. pulse width




Level-sensitive Interrupts



Level-sensitive faults




CON REQ



Note: All time measurements on active signals relate to the 1.5 volt level.


BUS ACQUISITION




Note: A CPU contending for the BUS, will assert the **BUS REQ** line, and will acquire it when **BUS GNT** is asserted and the BUS is not locked (**BUS LOCK** is high).

SWITCHING TIME TEST CIRCUITS

Standard Output (Non-Three-State)



Three-State



Note: All time measurements on active signals relate to the 1.5 volt level.

Parameter	V0	VMEA
t_{PLZ}	$\geq 3V$	0.5V
t_{PHZ}	0V	$V_{CC} - 0.5V$
t_{PXL}	$V_{CC}/2$	1.5V
t_{PXH}	$V_{CC}/2$	1.5V

SIGNAL DESCRIPTIONS**CLOCKS AND EXTERNAL REQUESTS**

Mnemonic	Name	Description
CPU CLK	CPU clock	A single phase input clock signal (0–30 MHz, 40 percent to 60 percent duty cycle).
TIMER CLK	Timer clock	A 100 kHz input that, after synchronization with CPU CLK, provides the clock for timer A and timer B. If timers are used, the CPU CLK signal frequency must be > 300 kHz.
$\overline{\text{RESET}}$	Reset	An active low input that initializes the device.
$\overline{\text{CON REQ}}$	Console request	An active low input that initiates console operations after completion of the current instruction.

INTERRUPT INPUTS

Mnemonic	Name	Description
PWRDN INT	Power down interrupt	An interrupt request input that cannot be masked or disabled. This signal is active on the positive going edge or the high level, according to the interrupt mode bit in the configuration register.
USR ₀ INT - USR ₅ INT	User interrupt	Interrupt request input signals that are active on the positive going edge or the high level, according to the interrupt mode bit in the configuration register.
IOL ₁ INT IOL ₂ INT	I/O level interrupts	Active high interrupt request inputs that can be used to expand the number of user interrupts.

FAULTS

Mnemonic	Name	Description
$\overline{\text{MEM PRT ER}}$	Memory protect error	An active low input generated by the MMU or BPU, or both and sampled by the BUS BUSY signal into the fault register (bit 0 CPU bus cycle, bit 1 if non-CPU bus cycle).
$\overline{\text{MEM PAR ER}}$	Memory parity error	An active low input sampled by the $\overline{\text{BUS BUSY}}$ signal into bit 2 of the fault register.
$\overline{\text{EXT ADR ER}}$	External address	An active low input sampled by the $\overline{\text{BUS BUSY}}$ signal into error the fault register (bit 5 or 8), depending on the cycle (memory or I/O).
SYSFLT ₀ SYSFLT ₁	System fault 0, System fault 1,	Asynchronous, positive edge-sensitive inputs that set bit 7 (SYSFLT ₀) or bits 13 and 15 (SYSFLT ₁) in the fault register.

ERROR CONTROL

Mnemonic	Name	Description
$\overline{\text{UNRCV ER}}$	Unrecoverable error	An active high output that indicates the occurrence of an error classified as unrecoverable.
MAJ ER	Major error	An active high output that indicates the occurrence of an error classified as major.

SIGNAL DESCRIPTIONS (Continued)

BUS CONTROL

Mnemonic	Name	Description
<u>D/I</u>	Data or instruction	An output signal that indicates whether the current bus cycle access is for Data (high) or Instruction (low). It is three-state during bus cycles not assigned to this CPU. This line can be used as an additional memory address bit for systems that require separate data and program memory.
<u>R/W</u>	Read or write	An output signal that indicates direction of data flow with respect to the current bus master. A high indicates a read or input operation and a low indicates a write or output operation. The signal is three-state during bus cycles not assigned to this CPU.
<u>M/I/O</u>	Memory or I/O	An output signal that indicates whether the current bus cycle is memory (high) or I/O (low). This signal is three-state during bus cycles not assigned to this CPU.
<u>STRBA</u>	Address strobe	An active high output that can be used to externally latch the memory or I/O address at the high-to-low transition of the strobe. The signal is three-state during bus cycles not assigned to this CPU.
<u>RDYA</u>	Address ready	An active high input that can be used to extend the address phase of a bus cycle. When RDYA is not active wait states are inserted by the device to accommodate slower memory or I/O devices.
<u>STRBD</u>	Data strobe	An active low output that can be used to strobe data in memory and XIO cycles. This signal is three-state during bus cycles not assigned to this CPU.
<u>RDYD</u>	Data ready	An active high input that extends the data phase of a bus cycle. When RDYD is not active, wait states are inserted by the device to accommodate slower memory or I/O devices.

INFORMATION BUS

Mnemonic	Name	Description
<u>IB₀ - IB₁₅</u>	Information bus	A bidirectional time-multiplexed address/data bus that is three-state during bus cycles not assigned to this CPU. IB ₀ is the most significant bit.

STATUS BUS

Mnemonic	Name	Description
<u>AK₀ - AK₃</u>	Access key	Outputs used to match the access lock in the MMU for memory accesses (a mismatch will cause the MMU to pull the <u>MEM PRTER</u> signal low), and also indicates processor state (PS). Privileged instructions can be executed with PS = 0 only. These signals are three-state during bus cycles not assigned to this CPU.
<u>AS₀ - AS₃</u>	Address state	Outputs that select the page register group in the MMU. It is three-state during bus cycles not assigned to this CPU. [These outputs together with D/I can be used to expand the device direct addressing space to 4 MBytes, in a nonprotected mode (no MMU)]. However, using this addressing mode may produce situations not specified in MIL-STD-1750.

SIGNAL DESCRIPTIONS (Continued)**BUS ARBITRATION**


Mnemonic	Name	Description
<u>BUS REQ</u>	Bus request	An active low output that indicates the CPU requires the bus. It becomes inactive when the CPU has acquired the bus and started the bus cycle.
<u>BUS GNT</u>	Bus grant	An active low input from an external arbiter that indicates the CPU currently has the highest priority bus request. If the bus is not used and not locked, the CPU may begin a bus cycle, commencing with the next CPU clock. A high level will hold the CPU in Hi-Z state (Bz), three-stating the IB bus status lines (D/I, R/W, M/I/O), strobes (STRBA, STRBD), and all the other lines that go three-state when this CPU does not have the bus.
<u>BUS BUSY</u>	Bus busy	An active low, bidirectional signal used to establish the beginning and end of a bus cycle. The trailing edge (low-to-high transition) is used for sampling bits into the fault register. It is three-state in bus cycles not assigned to this CPU. However, the CPU monitors the <u>BUS BUSY</u> line for latching non-CPU bus cycle faults into the fault register.
<u>BUS LOCK</u>	Bus lock	An active low, bi-directional signal used to lock the bus for successive bus cycles. During non-locked bus cycles, the <u>BUS LOCK</u> signal mimics the <u>BUS BUSY</u> signal. It is three-state during bus cycles not assigned to this CPU. The following instructions will lock the bus: INCM, DECM, SB, RB, TSB, SRM, STUB and STLb.

DISCRETE CONTROL

Mnemonic	Name	Description
DMA EN	Direct memory Access enable	An active high output that indicates the DMA is enabled. It is disabled when the CPU is initialized (reset) and can be enabled or disabled under program control (I/O commands DMAE, DMAD).
NML PWRUP	Normal power up	An active high output that is set when the CPU has successfully completed the built-in self test in the initialization sequence. It can be reset by the I/O command RNS.
SNEW	Start new	An active high output that indicates a new instruction is about to start executing in the next cycle.
<u>TRIGO RST</u>	Trigger-go reset	An active low discrete output. This signal can be pulsed low under program control I/O address 400B (Hex) and is automatically pulsed during processor initialization.


SECTION 2- ELECTRICAL AND MECHANICAL INTERFACE

TERMINAL CONNECTIONS - PACKAGE QL AND QG






SECTION 2

PACKAGE QL-68-LEAD QUAD FLATPACK OUTLINE, FLAT LEAD VERSION



DRAWING & # OF LEAD (N)	SOS 68 LEADS	
	MIN	MAX
A	.080	.110
A ₁	.050	.070
A ₂	.070	.090
B	.016	.021
C	.004	.008
D ₂	.800 BSC	
D ₁	.945	.965
E ₁	.050 BSC	
E ₁	.945	.965
E ₂	.800 BSC	
L	.220	.230
ND	17	
NE	17	

PACKAGE QG 68-LEAD QUAD FLATPACK OUTLINE, FORMED GULL WING LEAD
 VISION



DRAWING & # OF LEAD (N)	SOS 68 LEADS	
	MIN	MAX
A	.050	.070
A ₁	.021-.01	(.011-.032)
A ₂	.016	.021
B	.004	.021
C	.004	.008
E ₁	0.50 BSC	
S		
D	1.210	1.250
D ₁	.945	.965
D ₂	.800 BSC	
E	1.210	1.250
E ₁	.945	.965
E ₂	.800 BSC	
L	0.270 NOMINAL	
L ₀	0.120	.210
L ₃	.040	.050
L ₄	.086	.109
R ₁	.018	.020
R ₂	0.18	.020
O ₁	4	8
O ₂	3-4	(-1 -7)

SECTION 4 - ORDERING PART NUMBERS

ORDERING PART NUMBERS

P1750ASOS - 30QLC
 P1750ASOS - 30QGC
 P1750ASOS - 30QLM
 P1750ASOS - 30QGM
 P1750ASOS - 30QLMB
 P1750ASOS - 30QGMB
 P1750ASOS - 30QLMX
 P1750ASOS - 30QGMX

P1750ASOS - 25QLC
 P1750ASOS - 25QGC
 P1750ASOS - 25QLM
 P1750ASOS - 25QGM
 P1750ASOS - 25QLMB
 P1750ASOS - 25QGMB
 P1750ASOS - 25QLMX
 P1750ASOS - 25QGMX

P1750ASOS - 20QLC
 P1750ASOS - 20QGC
 P1750ASOS - 20QLM
 P1750ASOS - 20QGM
 P1750ASOS - 20QLMB
 P1750ASOS - 20QGMB
 P1750ASOS - 20QLMX
 P1750ASOS - 20QGMX

ORDERING PART NUMBER DESCRIPTION

P1750ASOS - 30 Q L M B or X

