

MSM1256T/V

256K x 1 Monolithic BiCMOS SRAM


Issue 1.0: September 1989

262,144 x 1 BiCMOS High Speed Static RAM

Features

- Very Fast Access Times of 25/35nS
- Standard 24 pin Dual-in-Line Package
- Low Power Standby 50 mW
- Low Power Operation 350 mW (typ)
- Completely Static Operation
- Equal Access and Cycle Times
- Battery Back-up Capability
- Directly TTL Compatible
- Common Data Inputs & Outputs
- May be Processed to MIL-STD-883C (suffix MB)


Block Diagram



ADVANCE PRODUCT INFORMATION

Pin Definitions

Package Type: 'T','V'



Pin Functions

A0-A17	Address inputs
Din	Data Input
Dout	Data Output
CS	Chip Select
WE	Write Enable
V _{CC}	Power(+5V)
GND	Ground

Package Details

Pin Count	Description	Package Type	Material	Pin Out
24	300 mil Dual-in-Line (DIP)	T	Ceramic	JEDEC
24	100 mil Vertical-in-Line (VIL)	V	Ceramic	JEDEC

Package details and dimensions on page 2-6.

VIL is a trademark of Mosaic Semiconductor Inc., Patent Pending #287982.

Absolute Maximum Ratings

Supply Voltage	V_{CC}	-0.5* to +7	V
Power Dissipation	P_D	1.0	W
Storage Temperature	T_{STG}	-55 to +125	°C

*Note: V_i can be -3.5V pulse of less than 20ns.

Recommended Operating Conditions

		min	typ	max	
Supply Voltage	V_{CC}	4.5	5.0	5.5	V
Input High Voltage	$V_{I/O}$	2.2	-	6.0	V
Input Low Voltage	V_L	-3.0 *	-	0.8	V
Operating Temperature	T_a	0	-	70	°C
	T_{ai}	-40	-	85	°C (1256I)
	T_{am}	-55	-	125	°C (1256M,MB)

*Pulse Width less than 20nS, V_{CC}, V_{IN}, V_{OUT} min = -0.5V

DC Electrical Characteristics

Parameter	Symbol	Test Condition	min	typ	max	Unit
Input Leakage Current	I_{LI}	$V_{IN}=0V$ to V_{CC}	-	-	2	µA
Output Leakage Current	I_{LO}	$\overline{CS}=V_{IH}$ $V_{I/O}=\text{Gnd}$ to V_{CC}	-	-	10	µA
Operating Power Supply Current	I_{CC}	$\overline{CS}=V_{IL}, I_{OUT}=0mA,$ $V_{IN}=V_{IN}/V_{IL}$	-	-	100	mA
Average Power Supply Current	I_{CC1}	Min. Cycle, duty=100%, $I_{OUT}=0mA$	-	-	120	mA
Standby Current	I_{SBI}	$\overline{CS} \geq V_{CC} - 0.2V,$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$	-	-	10	mA
		$\overline{CS}=V_{IH}$	-	-	30	mA
Output High Voltage	V_{OH}	$I_{OH}=-4.0$ mA	2.4	-	-	V
Output Low Voltage	V_{OL}	$I_{OL}=8.0$ mA	-	-	0.4	v

Typical values are at $V_{CC}=5.0V, T_a=25^\circ C$ and specified loading.

Capacitance (f=1 MHz, $T_a=25^\circ C$)

Parameter	Symbol	Test Condition	typ	max	Unit
Input Capacitance:	C_{IN}	$V_{IN}=0V$	-	6	pF
Output Capacitance:	C_{OUT}	$V_{OUT}=0V$	-	10	pF


Note: This parameter is sampled and not 100% tested.

AC Test Conditions ($V_{CC}=5V \pm 10\%, T_a=-55$ to $125^\circ C$)

- * Input pulse high level $V_{IH}=3.0V$
- * Input pulse low level $V_L=0V$
- * Input rise time $t_r=5$ nS
- * Input fall times $t_f=5$ nS
- * Input and output timing reference level 1.5V
- Output load (see fig.1.)

Output Load Diagram

*Including scope and jig capacitance




Electrical Characteristics & Recommended AC Operating Conditions

Read Cycle

Parameter	Symbol	-25		-35		Unit
		min	max	min	max	
Read Cycle Time	t_{RC}	25	-	35	-	ns
Address Access Time	t_{AA}	-	25	-	35	ns
Chip Select Access Time	t_{ACS}	-	25	-	35	ns
Output Hold from Address Change	t_{OH}	5	-	5	-	ns
Chip Select to Output in Low Z	t_{CLZ}	5	-	5	-	ns
Chip Deselection to Output in High Z	t_{CHZ}	0	15	0	20	ns

Read Cycle Timing Waveform (1)



Notes:

1. \overline{WE} is High for Read Cycle.
2. Address valid prior to or coincident with \overline{CS} transition Low.




Write Cycle


Parameter	Symbol	-25		-35		Unit
		min	max	min	max	
Write Cycle Time	t_{WC}	25	-	35	-	ns
Chip Selection to End of Write	t_{CW}	20	-	30	-	ns
Address Valid to End of Write	t_{AW}	20	-	30	-	ns
Address Setup Time	t_{AS}	0	-	0	-	ns
Write Pulse Width	t_{WP}	20	-	30	-	ns
Write Recovery Time	t_{WR}	3	-	3	-	ns
Write to Output in High Z	t_{WHZ}	0	15	0	20	ns
Data to Write Time Overlap	t_{DW}	20	-	30	-	ns
Data Hold from Write Time	t_{DH}	0	-	0	-	ns
Output Active from End of Write	t_{OW}	0	-	0	-	ns

*Note: this parameter is sampled and not 100% tested.

Write Cycle No.1 Timing Waveform (\overline{CS} Controlled)




Write Cycle No.2 Timing Waveform ($\overline{CS} = V_{IL}$)(\overline{WE} Controlled)

**Notes:**


1. A write occurs during the low overlap of \overline{CS} and \overline{WE} .
 2. t_{WR} is measured from the earlier of \overline{CS} or \overline{WE} going high to the end of write cycle.
 3. If the \overline{CS} low transition occurs simultaneously with the \overline{WE} low transition or after the \overline{WE} transition, outputs remain in a high impedance state.
 4. At any conditions, t_{CHZ} is less than t_{CLZ} .
-

Package Details Dimensions in mm (inches). Tolerance on all dimensions $\pm 0.254(0.010)$.

24 Pin DIL ('T' Package)



24 Pin Vertical- in- line(VIL™) ('V' Package)



Military Screening Procedure

Component Screening Flow for high reliability product is in accordance with Mil-883C method 5004 and is detailed below:

MB COMPONENT SCREENING FLOW		
SCREEN	TEST METHOD (Per MIL 883C)	LEVEL
Visual and Mechanical		
Internal visual	2010 Condition B or manufacturers equivalent	100%
High-temperature storage	1008 Condition C (24hrs @ 150°C)	100%
Temperature Cycle	1010 Condition C (10 Cycles, -65°C to 150°C)	100%
Constant acceleration	2001 Condition E (Y axis only), (30,000g)	100%
Pre-Burn-in electrical	Per applicable device specification @ Ta+25°C	100%
Burn-in	Method 1015, Condition D, Ta+125°C, 160 hrs min.	100%
Final Electrical Tests	Per applicable device specification	
Static (dc)	a) @ Ta=25°C and power supply extremes	100%
	b) @ temperature and power supply extremes	100%
Functional	a) @ Ta=25°C and power supply extremes	100%
	b) @ temperature and power supply extremes	100%
Switching (ac)	a) @ Ta=25°C and power supply extremes	100%
	b) @ temperature and power supply extremes	100%
Percent Defective Allowable(PDA)	Calculated at post-burn-in @ Ta=25°C	5%
Hermeticity	1014	
Fine	Condition A	100%
Gross	Condition C	100%
External Visual	2009 Per vendor or customer specification	100%

2

Ordering Information

MSM1256THMB-25

Speed	25,35 nS
Temp. range/screening	Blank = Commercial Temp. I = Industrial Temp. M = Military Temp. MB = Processed to MIL STD 883C
Power Consumption	H = High Power BiCMOS Part
Package	T = 24 Pin 300 mil DIP V = 24 Pin 100 mil VIL

