

### Features

- Single power supply voltage of 2.3V to 3.6V
- Power down features using CE1# and CE2
- Low power dissipation
- Data retention supply voltage: 1.0V to 3.6V
- Direct TTL compatibility for all input and output
- Wide operating temperature range: -40°C to 85°C
- Standby current @ VDD = 3.6 V


	I <sub>DD</sub> S2	
	Typical	Maximum
EM564081BA/BC-70/85	1 μA	10 μA
EM564081BA/BC-70E/85E	5 μA	80 μA

### Ordering Information

Part Number	Speed	I <sub>DD</sub> S2	Package
EM564081BC-70	70 ns	10 μA	6x8 BGA
EM564081BC-70E	70 ns	80 μA	6x8 BGA
EM564081BA-70	70 ns	10 μA	8x10 BGA
EM564081BA-70E	70 ns	80 μA	8x10 BGA
EM564081BC-85	85 ns	10 μA	6x8 BGA
EM564081BC-85E	85 ns	80 μA	6x8 BGA
EM564081BA-85	85 ns	10 μA	8x10 BGA
EM564081BA-85E	85 ns	80 μA	8x10 BGA

### Pin Configuration

#### 36-Ball BGA (CSP), Top View



### Pin Description

Symbol	Function
A0 - A18	Address Inputs
DQ0 - DQ7	Data Inputs / Outputs
CE1#, CE2	Chip Enable Inputs
OE#	Output Enable
WE#	Read / Write Control Input
GND	Ground
VDD	Power Supply
NC	No Connection


### Overview

The EM564081 is a 4,194,304-bit SRAM organized as 512K by 8 bits. It is designed with advanced CMOS technology. This Device operates from a single 2.3V to 3.6V power supply. Advanced circuit technology provides both high speed and low power. It is automatically placed in low-power mode when chip enable (CE1#) is asserted high or (CE2) is asserted low. There are three control inputs. CE1# and CE2 are used to select the device and for data retention control, and output enable (OE#) provides fast memory access. This device is well suited to various microprocessor system applications where high speed, low power and battery backup are required. And, with a guaranteed operating range from -40°C to 85°C, the EM564081 can be used in environments exhibiting extreme temperature conditions.

### Etron Technology, Inc.

No. 6, Technology Rd. V, Science-Based Industrial Park, Hsinchu, Taiwan 30077, R.O.C.  
 TEL: (886)-3-5782345 FAX: (886)-3-5778671

## Block Diagram



## Operating Mode

Mode	CE1#	CE2	OE#	WE#	DQ0~DQ7
Read	L	H	L	H	D <sub>OUT</sub>
Write	L	H	X	L	D <sub>IN</sub>
Output Deselect	L	H	H	H	High-Z
Standby	H	X	X	X	High-Z
	X	L	X	X	

Note: X = don't care. H=logic high. L=logic low.

## Absolute Maximum Ratings

Supply voltage, V <sub>DD</sub>	-0.3 to +4.6V
Input voltages, V <sub>IN</sub>	-0.3 to +4.6V
Input and output voltages, V <sub>I/O</sub>	-0.5 to V <sub>DD</sub> +0.5V
Operating temperature, T <sub>OPR</sub>	-40 to +85°C
Storage temperature, T <sub>STRG</sub>	-55 to +150°C
Soldering Temperature (10s), T <sub>SOLDER</sub>	260°C
Power dissipation, P <sub>D</sub>	0.6 W

## DC Recommended Operating Conditions (Ta=-40°C to 85°C)

Symbol	Parameter	Min	Typ	Max	Unit
V <sub>DD</sub>	Power Supply Voltage	2.3	–	3.6	V
V <sub>IH</sub>	Input High Voltage	2.2	–	V <sub>DD</sub> + 0.3 <sup>(1)</sup>	V
V <sub>IL</sub>	Input Low Voltage	-0.3 <sup>(2)</sup>	–	0.6	V
V <sub>DR</sub>	Data Retention Supply Voltage	1.0	–	3.6	V

Note:

(1) Overshoot : V<sub>DD</sub> +2.0V in case of pulse width ≤ 20ns

(2) Undershoot : -2.0V in case of pulse width ≤ 20ns

## DC Characteristics (Ta = -40°C to 85°C, VDD = 2.3V to 3.6V)

Parameter	Symbol	Test Conditions			Min	Typ*	Max	Unit
Input low current	I <sub>IL</sub>	I <sub>IN</sub> = 0V to V <sub>DD</sub>			-1	-	1	μA
Output low voltage	V <sub>OL</sub>	I <sub>OL</sub> = 2.1 mA			-	-	0.4	V
Output high voltage	V <sub>OH</sub>	I <sub>OH</sub> = -1.0 mA			V <sub>DD</sub> - 0.15	-	-	V
Operating current	I <sub>DD1</sub>	CE1# = V <sub>IL</sub> and CE2 = V <sub>IH</sub> and I <sub>OUT</sub> = 0mA Other Input = V <sub>IH</sub> / V <sub>IL</sub>	Cycle time = min	V <sub>DD</sub> = 3.6 V	-	15	25	mA
				V <sub>DD</sub> = 2.7 V	-	10	15	
				V <sub>DD</sub> = 2.3 V	-	7	12	
	I <sub>DD2</sub>		Cycle time = 1μs	-	-	5		
Standby current	I <sub>DDs1</sub>	CE1# = V <sub>IH</sub> or CE2 = V <sub>IL</sub>			-	-	0.5	mA
	I <sub>DDs2</sub> ** (Note)	CE1# = V <sub>DD</sub> - 0.2V or CE2 = 0.2V	-70/85	V <sub>DD</sub> = 3.6 V	-	1	10	μA
				V <sub>DD</sub> = 2.7 V	-	0.8	5	
				V <sub>DD</sub> = 2.3 V	-	0.5	3	
				-70E/85E	V <sub>DD</sub> = 3.6 V	-	5	

### Notes:

\* Typical value are measured at Ta = 25°C.

\*\* In standby mode with CE1# ≥ V<sub>DD</sub> - 0.2V, these limits are assured for the condition CE2 ≥ V<sub>DD</sub> - 0.2V or CE2 ≤ 0.2V.

## Capacitance (Ta = 25°C; f = 1 MHz)

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions
Input capacitance	C <sub>IN</sub>	-	-	10	pF	V <sub>IN</sub> = GND
Output capacitance	C <sub>OUT</sub>	-	-	10	pF	V <sub>OUT</sub> = GND

Notes: This parameter is periodically sampled and is not 100% tested.


## AC Characteristics and Operating Conditions (Ta = -40°C to 85°C, VDD = 2.3V to 3.6V)

Read Cycle						
Symbol	Parameter	EM564081				Unit
		-85		-70		
		Min	Max	Min	Max	
t <sub>RC</sub>	Read cycle time	85	–	70	–	ns
t <sub>AA</sub>	Address access time	–	85	–	70	
t <sub>CO1</sub>	Chip Enable (CE1#) Access Time	–	85	–	70	
t <sub>CO2</sub>	Chip Enable (CE2) Access Time	–	85	–	70	
t <sub>OE</sub>	Output enable access time	–	45	–	35	
t <sub>LZ</sub>	Chip Enable Low to Output in Low-Z	10	–	10	–	
t <sub>OLZ</sub>	Output enable Low to Output in Low-Z	3	–	3	–	
t <sub>HZ</sub>	Chip Enable High to Output in High-Z	–	35	–	25	
t <sub>OHZ</sub>	Output Enable High to Output in High-Z	–	35	–	25	
t <sub>OH</sub>	Output Data Hold Time	10	–	10	–	
Write Cycle						
Symbol	Parameter	EM564081				Unit
		-85		-70		
		Min	Max	Min	Max	
t <sub>WC</sub>	Write cycle time	85	–	70	–	ns
t <sub>WP</sub>	Write pulse width	55	–	55	–	
t <sub>CW</sub>	Chip Enable to end of write	70	–	60	–	
t <sub>AS</sub>	Address setup time	0	–	0	–	
t <sub>WR</sub>	Write Recovery time	0	–	0	–	
t <sub>WHZ</sub>	WE# Low to Output in High-Z	–	35	–	30	
t <sub>OW</sub>	WE# High to Output in Low-Z	5	–	5	–	
t <sub>DS</sub>	Data Setup Time	35	–	30	–	
t <sub>DH</sub>	Data Hold Time	0	–	0	–	


### AC Test Condition

- Output load: 50pF + one TTL gate
- Input pulse level: 0.4V, 2.4V
- Timing measurements: 0.5 x VDD
- t<sub>R</sub>, t<sub>F</sub>: 5ns


## Read Cycle (See Note 1)



## Write Cycle1 (WE# Controlled)(See Note 4)




## Write Cycle 2 (CE1# Controlled)(See Note 4)





## Write Cycle 3 (CE2 Controlled)(See Note 4)




### Note:

1. WE# remains HIGH for the read cycle.
2. If CE1# goes LOW (or CE2 goes HIGH) with or after WE# goes LOW, the outputs will remain at high impedance.
3. If CE1# goes HIGH (or CE2 goes LOW) coincident with or before WE# goes HIGH, the outputs will remain at high impedance.
4. If OE# is HIGH during the write cycle, the outputs will remain at high impedance.
5. Because I/O signals may be in the output state at this time, input signals of reverse polarity must not be applied.


### Data Retention Characteristics (Ta = -40°C to 85°C)

Symbol	Parameter	Min	Typ	Max	Unit
V <sub>DR</sub>	Data Retention Supply Voltage CE1# ≥ V <sub>DD</sub> - 0.2V, CE2 ≤ 0.2V, VIN ≥ V <sub>DD</sub> - 0.2V or VIN ≤ 0.2V	1.0	–	3.6	V
I <sub>DR</sub>	Data Retention Current V <sub>DD</sub> = 1.0V, CE1# ≥ V <sub>DD</sub> - 0.2V, CE2 ≤ 0.2V, VIN ≥ V <sub>DD</sub> - 0.2V or VIN ≤ 0.2V	–	0.5	3.5	μA
t <sub>SDR</sub>	Chip Deselect to Data Retention Mode Time	0	–	–	ns
t <sub>RDR</sub>	Recovery Time	t <sub>RC</sub>	–	–	ns

#### CE1# Controlled Data Retention Mode (see Note1)




#### CE2 Controlled Data Retention Mode (see Note2)



**Note:**


1. If CE1# controlled data retention mode, minimum standby current mode is entered when CE2 ≤ 0.2V or CE2 ≥ V<sub>DD</sub> - 0.2V.
2. In CE2 controlled data retention mode, minimum standby current mode is entered when CE2 ≤ 0.2V.

**Package Diagrams**  
**36-Ball (6mm x 8mm) BGA**  
**Units in mm**



**Package Diagrams**  
**36-Ball (8mm x 10mm) BGA**  
**Units in mm**

TOP VIEW



BOTTOM VIEW

