

HIGH-SPEED 1K x 9 DUAL-PORT STATIC RAM WITH BUSY

PRELIMINARY IDT7010S/L IDT70104S/L

FEATURES:

· High-speed access

Military: 35/45/55/70ns (max.)Commercial: 25/35/45/55ns (max.)

Low-power operation
 — IDT7010/70104S
 Active: 400mW (typ.)
 Standby: 7mW (typ.)
 — IDT7010/70104L
 Active: 400mW (typ.)

Standby: 2mW (typ.)

· Fully asynchronous operation from either port

 Each port has a 9-bit wide data path. The 9th bit could be used as the parity bit.

 MASTER IDT7010 easily expands data bus width to 18 bits or more using SLAVE IDT70104 chip.

On-chip port arbitration logic (IDT7010 only)

BUSY output flag on MASTER; BUSY input on SLAVE

· Battery backup operation - 2V data retention

TTL compatible, signal 5V (±10%) power supply

· Available in popular hermetic and plastic packages

· Military product compliant to MIL-STD-883, Class B

DESCRIPTION:

The IDT7010/IDT70104 are high-speed 1K X 9 dual-port static RAMs. The IDT7010 is designed to be used as a stand-

alone 9-bit dual-port RAM or as a "MASTER" dual-port RAM together with the IDT70104 "SLAVE" dual-port in 18-bit-ormore word width systems. Using the IDT MASTER/SLAVE dual-port RAM approach in 18-bit or wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic.


Both devices provide two independent ports with separate control, address and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature controlled by $\overline{\text{CE}}$ permits the on-chip circuitry of each port to enter a very low standby power mode.

The devices utilize a 9-bit wide data path to allow for control/data and parity bits at the user's option. This feature is especially useful in data communications applications where it is necessary to use a parity bit for transmission/reception error checking.


Fabricated using IDT's CEMOS™ high-performance technology, these devices typically operate on only 400mW of power at maximum access times as fast as 25ns. Low-power (L) versions offer battery backup data retention capability with each port typically consuming 200µW from a 2V battery.

The IDT7010/IDT70104 devices are packaged in 48-pin sidebrazed or plastic DIPs, 48-pin LCCs and 48-pin flatpacks. The military devices are processed 100% in compliance to the test methods of MIL-STD-883, Method 5004.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATIONS



INDEX : A1L | 7 Aor A2L | 3 41 🗆 A₁R A3L 🗆 9 40 F A₂R 39[A4L 10 A₃R A4R A5L 11 L48-1 37[A₅R A6L 12 36 □ AGR A7L 13 F48-1 35 □ A7R **□**14 A8L 34 □ A8R 1/OoL 15 33 □ 101L 16 VO8R VO2L 17 32 | VO7R VO6R I/O3L VOAL VOSE VOOR VOOR VOSE VOSE VOSE VOSE VOSE

2651 drw 03

48-PIN DIP TOP VIEW 48-PIN LCC/FLATPACK TOP VIEW

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Com'l.	Mil.	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	٧
Ta	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
Тѕтс	Storage Temperature	-55 to +125	-65 to +150	°C
lout	DC Output Current	50	50	mΑ

NOTE:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0.0	٧
VIH	Input High Votage	2.2	_	6.0	٧
VIL	Input Low Voltage	-0.5 ⁽¹⁾	-	0.8	٧

NOTE:

1. VIL (min.) = -3.0V for pulse width less than 20ns.

2651 tbl 02

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Military	-55°C to +125°C	οV	5.0V ± 10%
Commercial	0°C to +70°C	٥٧	5.0V ± 10%

2651 tbi 03

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (Vcc = 5.0V ± 10%)

				10S 04S	70 ⁻ 701		
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit
[JLI]	Input Leakage Current	Vcc = 5.5V, ViN = 0V to Vcc		10	1	5	μА
lLO	Output Leakage Current	CE = VIH, VOUT = 0V to VCC		10	ı	5	μА
Vol	Output Low Voltage (I/Oo - I/Os), BUSY	IOL = 4mA		0.4		0.4	٧
Vон	Output High Voltage (I/Oo - I/Os), BUSY	Юн = -4mA	2.4		2.4	_	٧

2651 tol 04

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽¹⁾ (Vcc = 5.0V ± 10%)

		Test			7010 x 70104		I .	x 35 4 x 35	7010 70104		7010 70104			x 70 ⁽³⁾ x 70 ⁽³⁾	
Symbol	Parameter	Condition	Version	-	Тур.	Max.	Тур.	Max.	Тур.	Max.	Тур.	Max.	Тур.	Max.	Unit
Icc	Dynamic Operating	CE ≤ VIL Outputs Open		S L		_	80 80	300 220	75 75	290 210	70 70	285 205	65 65	275 200	mA
	Current (Both Ports Active)	f = fMAX ⁽⁴⁾		S L	75 75	260 190	75 75	250 180	75 75	245 170	70 70	235 160	_	<u> </u>	
ISB1	Standby Current (Both	CEL and CER ≥ VIH	Mil.	S	_	1 1	25 25	80 60	25 25	80 60	25 25	80 60	25 25	65 55	mA
	Ports — TTL Level Inputs)	f = fMAX ⁽⁴⁾	Com'l.	S L	25 25	65 45	25 25	65 45	25 25	65 45	25 25	65 45	- 1	-	
ISB2	Standby Current (Both	CEL or CER ≥ VIH	Mil.	S L		<u> </u>	50 50	190 145	45 45	170 140	40 40	170 140	40 40	165 135	mA
	Ports — TTL Level Inputs)	Active Port Outputs Open, f = fMAX ⁽⁴⁾	Com'l.	S L	50 50	175 125	46 46	160 115	45 45	150 105	40 40	140 95	<u>-</u>	_	
ISB3	Full Standby Current (Both Ports — All	Both Ports CEL and CER ≥ Vcc – 0.2V		S L	_	_	1.2 0.4	30 10	1.0 0.2	3Q 10	1.0 0.2	30 10	1.0 0.2	30 10	mA
	CMOS Level Inputs)	VIN ≥ VCC - 0.2V or VIN ≤ 0.2V, $f = 0^{(5)}$		S L	1.2 0.4	15 5	1.0 0.4	15 5.0	1.0 0.2	15 5.0	1.0 0.2	15 5.0	_	11	
ISB4	Full Standby Current (One Port — All CMOS Level	One Port CEL or CER ≥ Vcc – 0.2V, VIN ≥ Vcc – 0.2V or	Mil.	S L	<u> </u>	11	47 44	170 130	45 42	160 125	40 35	155 120	40 35	150 115	mA
	Inputs)	Vin ≤ 0.2V Active Port Outputs Open, f = fMax ⁽⁴⁾	Com¹l.	S	50 46	155 120	45 42	142 110	45 42	132 100	45 42	127 95	_	1 1	

NOTES

- 1. "x" in part numbers indicates power rating (S or L).
- 2. 0°C to +70°C temperature range only.
- 3. -55°C to +125°C temperature range only.
- 4. At f = fMAX, address and data inputs (except Output Enable) are cycling at the maximum frequency of read cycle of 1/tac, and using "AC TEST CONDITIONS" of input levels of GND to 3V.
- 5. f = 0 means no address or control lines change. Applies only to inputs at CMOS level standby.

2651 tbi 05

7


DATA RETENTION CHARACTERISTICS (L Version Only)

Т				70	10L/7010	4L	
Symbol	Parameter	Test Condition		Min.	Typ. ⁽¹⁾	Max.	Unit
VDR	Vcc for Data Retention			2.0			LV
ICCDR	Data Retention Current	Vcc ± 2.0V, CE ≥ Vcc - 0.2V	Mil.	-	100	4000	μА
~~~	Data Hotolikon Gonom		Com'l.	_	100	1500	μА
tCDR ⁽³⁾	Chip Deselect to Data Retention Time	Vin ≥ Vcc - 0.2V or Vin ≤ 0.2V		0			ns
tR ⁽³⁾	Operation Recovery Time	7		tRC ⁽²⁾			ns

#### NOTES:

- 1. Vcc = 2V, TA = +25°C
- 2. tnc = Read Cycle Time
- 3. This parameter is guaranteed but not tested.

### **DATA RETENTION WAVEFORM**




2651 drw 04

2651tbl 06


### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1, 2 & 3

2651 tbl 07




re 1. Output Load
2651 drw 05



200, 011 01

Figure 2. Output Load (for tHZ, tLZ, tWZ, and tOW)



2651 drw 07

Figure 3. BUSY Output Load

*Including scope and jig.


#### **AC ELECTRICAL CHARACTERISTICS OVER THE** OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽⁵⁾

		7010 x 25 ⁽² 70104 x 25 ⁽²				7010 x 45 70104 x 45		7010 x 55 70104 x 55			x 70 ⁽³⁾ l x 70 ⁽³⁾	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cyc	le				3,000						-	
trc	Read Cycle Time	25	_	35	_	45	_	55	-	70	_	ns
taa	Address Access Time	-	25	_	35	_	45	_	55	_	70	ns
tace	Chip Enable Access Time	-	25		35	_	45	_	55	_	70	ns
taoe	Output Enable Access Time	_	12		25		30	_	35	_	40	ns
ton	Output Hold From Address Change	0	_	0	_	0	_	0		0		ns
tLZ	Output Low Z Time ^(1, 4)	0	_	0	_	0	_	0		0	_	ns
tHZ	Output High Z Time ^(1, 4)	-	10	_	15	-	20	_	30	_	35	ns
tPU	Chip Enable to Power Up Time ⁽⁴⁾	0	-	0	_	0	_	0	-	0		ns
tPD	Chip Disable to Power Down Time ⁽⁴⁾		50		50	_	50	_	50	_	50	ns


#### NOTES:

- 1. Transition is measured ±500mV from low or high impedance voltage with load (Figures 1, 2 and 3).
- 2. 0°C to +70°C temperature range only.
- 3. -55°C to +125°C temperature range only.
- 4. This parameter guaranteed but not tested.
- 5. "x" in part numbers indicates power rating (S or L).

## TIMING WAVEFORM OF READ CYCLE NO. 1, EITHER SIDE(1, 2, 4)



## TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE(1, 3)



7.3~5

#### NOTES:

- 1. R/W is high for Read Cycles.
- 2. Device is continuously enabled, CE = VIL
- 3. Addresses valid prior to or coincident with CE transition low
- 4.  $\overline{OE} = VIL.$

2651 drw 10

2651tbl 08

## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽⁷⁾

			x 25 ⁽²⁾ x 25 ⁽²⁾		0 x 35 4 x 35	7010 7010		7010 x 55 70104 x 55		7010 x 70 ⁽³⁾ 70104 x 70 ⁽³⁾		
Symbol	Parameter	Min.	$\overline{}$	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Uni
Write Cyc	ile									,		
twc	Write Cycle Time ⁽⁵⁾	25		35		45		55		70		ns
tEW	Chip Enable to End of Write	20		30		35		40	<u> </u>	50	ļ <u> </u>	ns
taw	Address Valid to End of Write	20	l –_	30		35		40		50		ns
tas	Address Set-up Time	0		0		0		0	<u>  -</u>	0	_	ns
twp	Write Pulse Width ⁽⁶⁾	20	Γ-	30		35	<u> </u>	40		50		ns
twn	Write Recovery Time	0	<u> </u>	0		0	<u> </u>	0	<u> </u>	0		ns
tDW	Data Valid to End of Write	12	_	20	_	20		20	<u> </u>	30	<u> </u>	ns
tHZ	Output High Z Time ^(1, 4)		10	<u> </u>	15		20	_	30		35	ns
tDH	Data Hold Time	0	I —	0	I –	0		0	<u> </u>	0	<u> </u>	ns
twz	Write Enabled to Output in High Z ^(1, 4)	1 —	10		15		20		30		35	ns
tow	Output Active From End of Write ^(1, 4)	0	_	0		0		0	<u> </u>	0	<u>l —                                   </u>	ns
OTES.												2651 E

1.Transition is measured ±500mV from low or high impedance voltage with load (Figures 1, 2 and 3).

- 2. 0°C to +70°C temperature range only.
- 3. -55°C to +125°C temperature range only
- 4. This parameter guaranteed but not tested.
- 5. For MASTER/SLAVE combination, two = tBAA + tWP.
- 6. Specified for  $\overline{\text{OE}}$  at high (refer to "Timing Waveform of Write Cycle", Note 7).
- 7. "x" in part numbers indicates power rating (S or L).


#### **CAPACITANCE** (TA = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 0V	11	рF
Соит	Output Capacitance	VOUT = 0V	11	pF


NOTE:

2651 tol 10 1. This parameter is determined by device characterization but is not production tested.

## TIMING WAVEFORM OF WRITE CYCLE NO. 1, (R/W CONTROLLED TIMING)(1, 2, 3, 7)



## TIMING WAVEFORM OF WRITE CYCLE NO. 2, (CE CONTROLLED TIMING)(1, 2, 3, 5)



2651 drw 12

#### NOTES:

- 1. R/W must be high during all address transitions.
- A write occurs during the overlap (tew or twe) of a low CE and a low R/W.
   twn is measured from the earlier of CE or R/W going high to the end of the write cycle.
- 4. During this period, the I/O pins are in the output state and input signals must not be applied.
  5. If the CE low transition occurs simultaneously with or after the R/W low transition, the outputs remain in the high impedance state.
- 6. Transition is measured ±500mV from steady state with a 5pF load (including scope and jig).
- 7. If OE is low during a R/W controlled write cycle, the write pulse width must be the larger of two or twz + tow to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is high during as R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

### AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE(8)

		70101 70105	x 25 ⁽¹⁾ x 25 ⁽¹⁾		)1 x 35 )5 x 35		11 x 45 15 x 45		1 x 55 5 x 55	70101 70105		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Uni
Busy Tim	ing (For Master IDT7010 Only)											
tBAA	BUSY Access Time to Address	-	25		35		35	_	45	. —	45	ns
tBDA	BUSY Disable Time to Address	-	20	_	30	-	35	_	40		40	ns
tBAC	BUSY Access Time to Chip Enable	T -	20	_	30	I —_	30		35	_	35	ns
tBDC	BUSY Disable Time to Chip Enable		20	_	25	_	25	_	30	_	30	ns
twdd	Write Pulse to Data Delay ⁽³⁾	_	50		60	_	70	_	80		95	ns
tDDD	Write Data Valid to Read Data Delay ⁽³⁾	-	35	_	45		55	1	65	_	80	ns
taps	Arbitration Priority Set-up Time ⁽⁴⁾	5	_	5	_	5		5		5	<u>                                     </u>	ns
tBDD	BUSY Disable to Valid Data ⁽⁵⁾	_	Note 5	_	Note 5	-	Note 5		Note 5		Note 5	ns
Busy Inpi	ut Timing (For Slave IDT70104 Only)											
twB	Write to BUSY Input ⁽⁶⁾	0		0	_	0	_	0	_	0		ns
twH	Write Hold After BUSY ⁽⁷⁾	15	-	20	I —	20		20_		20		ns
twdd	Write Pulse to Date Delay ⁽⁹⁾	T-	50	_	60	Γ-	70	_	80		95	กร
tDDD	Write Data Valid to Read Data Delay ⁽⁹⁾	T -	35	_	45	_	55		65	_	80	ns
OTES:	1		·								26	51 tbl

#### NOTES:

1. 0°C to +70°C temperature range only.


2. -55°C to +125°C temperature range only

3. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read With BUSY (For MASTER IDT7010 only)".

4. To ensure that the earlier of the two ports wins

- 5. tbpb is a calculated parameter and is the greater of 0, twbb twp (actual) or tbbb tbw (actual).
- 6. To ensure that a write cycle is inhibited during contention.
- 7. To ensure that a write cycle is completed after contention.
- 8. "x" in part numbers indicates power rating (S or L).
- 9. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read With BUSY Port-to-port Delay (For SLAVE IDT70104 only)".


TIMING WAVEFORM OF READ WITH  $\overline{\rm BUSY}^{(1,\,2,\,3)}$  (FOR MASTER IDT7010 ONLY)



#### NOTES:

- 1. To ensure that the earlier of the two ports wins.
- 2. Write Cycle parameters should be adhered to, in order to ensure proper writing.
- 3. Device is continuously enabled for both ports.
- 4. OE at LOW for the reading port.


TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT DELAY^(1, 2, 3) (FOR SLAVE IDT70104 ONLY)



NOTES:

- . Assume BUSY input at HIGH for the writing port, and OE at LOW for the reading port.
- 2. Write Cycle parameters should be adhered to, in order to ensure proper writing.
- 3. Device is continuously enabled for both ports.

TIMING WAVEFORM OF WRITE WITH BUSY INPUT (FOR SLAVE IDT70104 ONLY)




2651 drw 15


## 7

## TIMING WAVEFORM OF CONTENTION CYCLE NO. 1, CE ARBITRATION

#### CEL Valid First:




#### CER Valid First:




## TIMING WAVEFORM OF CONTENTION CYCLE NO. 2, ADDRESS VALID ARBITRATION⁽¹⁾

#### Left Address Valid First:



#### Right Address Valid First:



NOTE: 1. CEL = CER = VIL

#### **FUNCTIONAL DESCRIPTION**

The IDT7010/70104 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT7010/70104 has an automatic power down feature controlled by  $\overline{\text{CE}}$ . The  $\overline{\text{CE}}$  controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ( $\overline{\text{CE}}$  high). When a port is enabled, access to the entire memory array is permitted. Each port has its own Output Enable control ( $\overline{\text{OE}}$ ). In the read mode, the port's  $\overline{\text{OE}}$  turns on the output drivers when set LOW. Non-contention READ/WRITE conditions are illustrated in Table I.

# ARBITRATION LOGIC, FUNCTIONAL DESCRIPTION

The arbitration logic will resolve an address match or a chip enable match to 5ns minimum and determine which port has access. In all cases, an active BUSY flag will be set for the delayed port.

The BUSY flags are provided for the situation when both ports simultaneously access the same memory location. When this situation occurs, on-chip arbitration logic will determine which port has access and sets the delayed port's BUSY flag. BUSY is set at speeds that permit the processor to hold the operation and its respective address and data. It is important to note that the operation is invalid for the port that has BUSY set LOW. The delayed port will have access when BUSY goes inactive.

Contention occurs when both left and right ports are active and both addresses match. When this situation occurs, the on-chip arbitration logic determines access. Two modes of arbitration are provided: (1) if the addresses match and are valid before  $\overline{\text{CE}}$ , on-chip control logic arbitrates between  $\overline{\text{CE}}$ L and  $\overline{\text{CE}}$ R for access; or (2) if the  $\overline{\text{CE}}$ s are low before an address match, on-chip control logic arbitrates between the left and right addresses for access (refer to Table II). In either mode of arbitration, the delayed port's  $\overline{\text{BUSY}}$  flag is set and will reset when the port granted access completes its operation.

# DATA BUS WIDTH EXPANSION, MASTER/SLAVE DESCRIPTION


Expanding the data bus width to eighteen-or-more-bits in a dual-port RAM system implies that several chips will be active at the same time. If each chip includes a hardware arbitrator, and the addresses for each chip arrive at the same time, it is possible that one will activate its BUSYL while another activates its BUSYR signal. Both sides are now busy and the CPUs will wait indefinitely for their port to become free.

To avoid this "Busy Lock-Out" problem, IDT has developed a MASTER/SLAVE approach where only one hardware arbitrator, in the MASTER, is used. The SLAVE has BUSY inputs which allow an interface to the MASTER with no external components and with a speed advantage over other systems.

When expanding dual-port RAMs in width, the writing of the SLAVE RAMs must be delayed, until after the BUSY input has settled. Otherwise, the SLAVE chip may begin a write cycle during a contention situation. Conversely, the write pulse must extend a hold time past BUSY to ensure that a write takes place after the contention is resolved. This timing is inherent in all dual-port memory systems where more than than one chip is active at the same time.

The write pulse to the SLAVE should be delayed by the maximum arbitration time of the MASTER. If, then, a contention occurs, the write to the SLAVE will be inherited due to BUSY from the MASTER.

#### 18-BIT MASTER/SLAVE DUAL-PORT MEMORY SYSTEMS



NOTE:

1. No arbitration in IDT70104 (SLAVE). BUSY-IN inhibits write in IDT70104 (SLAVE).

#### **TRUTH TABLES**

## TABLE I. NON-CONTENTION READ/WRITE CONTROL(4)

Le	eft or I	Right	Port ⁽¹⁾	
R/W	CE	ŌĒ	Do-в	Function
Х	Н	Х	Z	Port Disabled and in Power Down Mode, ISB2 or ISB4
Х	Н	Х	_	CER = CEL = H, Power Down Mode, ISB1 or ISB3
L	L	Х	DATAIN	Data on Port Written Into Memory ⁽²⁾
Н	L	L	DATAOUT	Data in Memory Output on Port ⁽³⁾
Н	L	Н	Z	High Impedance Outputs

NOTES:

1. AOL - A9L + AOR - A9R

2651 tbl 12

- 2. If BUSY = L, data is not written.
  3. If BUSY = L, data may not be valid, see two and tood timing.
- 4. H = HIGH, L = LOW, X = DON'T CARE, Z = HIGH IMPEDANCE

## TABLE II. ARBITRATION(1)

Left Port		Right Port		Flags		
CEL	AoL - AoL	CER	Aor - Agr	BUSYL	BUSYR	Function
Н	x	н	х	Н	н	No Contention
L	Any	Н	х	н	н	No Contention
Н	<u> </u>	L	Any	Н	н	No Contention
L	≠ AoR - A9R	L	≠ AoL - A9L	Н	Н	No Contention
Address A	rbitration With CE L	ow Before Add	Iress Match			
1	LV5R	L	LV5R	Н	L	L-Port Wins
	RV5L	L	RV5L	L	н	R-Port Wins
	Same	L	Same	Н	L	Arbitration Resolved
	Same	L	Same	L	н	Arbitration Resolved
CE Arbitrat	tion With Address	Match Before C		***		
LL5R	= A0R - A9R	LL5R	= AoL - A9L	Н	L	L-Port Wins
RL5L	= A0R - A9R	RL5L	= Aol A9L	L	Н	R-Port Wins
LW5R	= AoR - A9R	LW5R	= AoL - A9L	н	L	Arbitration Resolved
LW5R	= AoR - A9R	LW5R	= AoL - A9L	L .	н	Arbitration Resolved

#### NOTES:

1. X = DON'T CARE, L = LOW, H = HIGH


LV5R = Left Address Valid ≥ 5ns before right address. RV5L = Right Address Valid ≥ 5ns before left address. Same = Left and Right Addresses match within 5ns of each other.

LL5R = Left CE = LOW > 5ns before Right CE. RL5L = Right CE = LOW ≥ 5ns before Left CE.

LW5R = Left and right CE = LOW within 5ns of each other.

2651 tbl 13

#### ORDERING INFORMATION



2651 drw 20