


Features

524,288 x 8 CMOS High Speed Static RAM

Very Fast Access Times of 25/30/35 ns
JEDEC Standard 32 pin DIL footprint
Operating Power 2005 mW (max.)
Low Power Standby 888 mW (max.)
10 mW (max.) - L Version

Battery back-up capability Completely Static Operation Common data inputs & outputs Onboard Decoupling Capacitors

Block Diagram





512 K X 8 SRAM

MS8512FK-25/30/35

Issue 1.0 : June 1992

ADVANCE PRODUCT INFORMATION





Absolute Maximum Ratings (1)

Voltage on any pin relative to V _{ss} (2)	V_{τ}	-0.5V to +7	٧
Power Dissipation	Ρ̈́	1	W
Storage Temperature	T _{stg}	-55 to +150	۰C

- Notes: (1) Stresses above those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device
 - (2) V, can be -2.0V pulse of less than 10ns.

Recommended Operating Conditions

		min	typ	max	
Supply Voltage	V_{∞}	4.5	5.0	5.5	V
Input High Voltage	V _M	2.2	-	6.0	V
Input Low Voltage	V,,,	-0.5	-	8.0	V
Operating Temperature	T,	0	-	70	°C
	T _A ,	-40	-	85	°C (8512I)

DC Electrical Characteristics ($V_{cc}=5V\pm10\%$, $T_{A}=-40$ °C to +85°C)

Parameter	Symbol	Test Condition	min	max	Unit
Input Leakage Current	l _{us}	0V≤V _W ≤V _{cc}	-8	8 .	μ Α .
(A18, CS)	الله	0.5V≤V _{IN} ≤2.7V	-5	5	μΑ
Output Leakage Current	الم	CS=V _H , V _{IO} =GND to V _{CC}	-4	4	μΑ
Operating Supply Current		CS=V _u ,I _{vo} =0mA, minimum cycle	-	365	mA
Standby SupplyCurrent	I _{SB}	CS=V _{III} , minimum cycle	•	162	mA
	I _{SB1}	CS≥V _{cc} -0.2V, 0.2V≥V _{IN} ≥V _{cc} -0.2V	-	9.5	mA
-L Part	I _{S82}	CS≥V _C -0.2V, 0.2V≥V _W ≥V _C -0.2V	-	1.9	mA
Output Voltage	Vol	I _{ot} =8.0mA	-	0.4	V
•	V _{OH}	I _{oH} =-4.0mA	2.4	-	V

Typical values are at V_{cc}=5.0V,T_A=25°C and specified loading.

Capacitance (V_{cc}=5V±10%,T_A=25°C)


Parameter	Symbol	Test Condition	max	Unit
Input Capacitance (CS, A18)	C _{IN1}	V _{IN} = 0V	15	рF
I/P Capacitance (other)	C _{IN2}	$V_{iN}^{in} = 0V$	20	рF
I/O Capacitance	C ^{no}	$V_{vo}^{m} = 0V$	20	рF

Note: Capacitance calculated, not measured.

AC Test Conditions

Output Load Circuit

- * Input pulse levels: GND to 3.0V
- * Input rise and fall times: 4ns
- * Input and Output timing reference levels: 1.5V
- * Output load: See Load Diagram
- * V_c=5V±10%




ISSUE 1.0 : JUNE 1992 MS8512FK-25/30/35


Read Cycle Timing

			25	-3	30	-,	35	_	
Parameter	Symbol	min	max _	min	max	min	max	Unit	Note
Read Cycle Time	t _{RC}	25	-	30	-	35	-	ns	
Address Access Time	t _{AA}	-	25	-	30	-	35	ns	
Chip Select Access Time	t	-	25	-	30	-	35	ns	
Output Enable to Output Valid	to∈	-	12	-	15	-	15	ns	
Output Hold from Address Change	t _{oH}	5	-	5	-	5	-	ns	
Chip Selection to Output in Low Z	t _{CLZ}	5	-	5	-	5	-	ns	1
Output Enable to Output in Low Z	tolz	0	-	0	-	0	-	ns	1
Chip Deselection to Output in High Z	t _{cHZ}	0	12	0	15	-	15	ns	1
Output Disable to Output in High Z	toHZ	0	10	0	12	0	15	ns	1


Read Cycle No.1 Timing Waveform (1,2)



Read Cycle No.2 Timing Waveform (1,2,3,5)



Read Cycle No. 3 Timing Waveform (1,2,4,5)



Notes:

- 1. Transition is measured ±200mV from steady voltage with Load B. This parameter is sampled and not 100% tested.
- 2. WE is High for Read Cycle.
- Device is continuously selected, CS=V_{II}.
 Address valid prior to or coincident with CS transition Low.
- 5. TOE=V_{IL}.


***	A .	
Write	Cvc	e

			25		30				
Parameter	Symbol	min	max	min	max	min	max	Unit	Note
Write Cycle Time	t _{BC}	25	-	30	_	35		ns	
Chip Selection to End of Write	tcw	20	-	25	-	30	-	ns	
Address Valid to End of Write	taw	20	-	25	_	30	-	ns	
Address Setup Time	t _{AS}	0	-	0	-	0	-	ns	
Write Pulse Width	twe	20	-	25	-	30	-	ns	
Write Recovery Time	t _{we}	3	-	3	-	3	-	ns	
Write to Output in High Z	t _{wHz}	0	15	0	18	0	20	ns	2
Data to Write Time Overlap	t _{pw}	15	-	18	-	20	-	ns	
Data Hold from Write Time	t _{DH}	0	-	0	-	0	-	ns	
Output Disable to Output in High Z	t _{oHZ}	0	10	0	13	0	15	ns	2
Output Active from End of Write	tow	0	-	0	-	0	-	ns	1


Notes:

- Transition is measured ±200 mV from steady state voltage. This parameter is sampled and not 100% tested.
 t_{wtz} and t_{otz} are defined as the time at which the outputs achieve open circuit conditions and are not referenced to output voltage levels. These parameters are sampled and not 100% tested.

Write Cycle Timing Waveform



Write Cycle No.2 Timing Waveform (5)




Notes:

- A write occurs during the overlap (t_{we}) of a low CS and a low WE.
 t_{wn} is measured from the earlier of CS or WE going high to the end of write cycle.
 During this period, I/O pins are in the output state. Input signals out of phase must not be applied.
- 4. If the CS low transition occurs simultaneously with or after the WE low transition, O/P's remain in a high impedance state.
- 5. OE is continuously low. (OE=V₄)
- 6. Dout is in the same phase as written data of this write cycle.
- 7. Dout is the read data of next address.
- 8. If CS is low during this period, I/O pins are in the output state. I/P signals out of phase must not be applied to I/O pins.

Low V _∞ Data Retention Characteristics - L Version Only (T _A = 0 to 70°C)						
Parameter	Symbol	Test Condition	min	max	Unit	
V _∞ for Data Retention	V _{DR}	CS>=V _{cc} -0.2V	2.0	•	V	
Data Retention Current	CCDR	V _{cc} =3.0V, CS≥V _{cc} -0.2	-	450	μΑ	
Chip Deselect to Data Retention Time	t _{con}	See Retention Waveform	0	-	ns	
Operation Recovery Time	t _R	See Retention Waveform	t _{RC} (1)	-	ns	
Notes: (1) t _{no} =Read Cycle Time						

Low V_{cc} Data Retention Timing Waveform - L Version Only



Ordering Information

