

# F100107 Quint Exclusive OR/NOR Gate

F100K ECL Product


### Description

The F100107 is a monolithic quint exclusive-OR/NOR gate. The Function output is the wire-OR of all five exclusive-OR outputs:  $F = (D_{1a} \oplus D_{2a}) + (D_{1b} \oplus D_{2b}) + (D_{1c} \oplus D_{2c}) + (D_{1d} \oplus D_{2d}) + (D_{1e} \oplus D_{2e})$ .

### Pin Names

$D_{na} - D_{ne}$  Data Inputs  
 F Function Input  
 $O_a - O_e$  Data Outputs  
 $\bar{O}_a - \bar{O}_e$  Complementary Data Outputs

### Logic Symbol




$V_{CC}$  = Pin 6 (9)  
 $V_{CCA}$  = Pin 7 (10)  
 $V_{EE}$  = Pin 18 (21)  
 ( ) = Flatpak

### Ordering Information


Package	Outline	Order Code
Ceramic DIP	6Y	DC
Flatpak	4V	FC

### Connection Diagrams

#### 24-Pin DIP (Top View)



#### 24-Pin Flatpak (Top View)



# F100107

**DC Characteristics:**  $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$  unless otherwise specified,  $V_{CC} = V_{CCA} = \text{GND}$ ,  $T_C = 0^\circ\text{C to }+85^\circ\text{C}^*$

Symbol	Characteristic	Min	Typ	Max	Unit	Condition
$I_{IH}$	Input HIGH Current D <sub>2a</sub> - D <sub>2e</sub> D <sub>1a</sub> - D <sub>1e</sub>			250 350	$\mu\text{A}$	$V_{IN} = V_{IH(max)}$
$I_{EE}$	Power Supply Current	-96	-66	-46	$\text{mA}$	Inputs Open

**Ceramic Dual In-line Package AC Characteristics:**  $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$ ,  $V_{CC} = V_{CCA} = \text{GND}$


Symbol	Characteristic	$T_C = 0^\circ\text{C}$		$T_C = +25^\circ\text{C}$		$T_C = +85^\circ\text{C}$		Unit	Condition
		Min	Max	Min	Max	Min	Max		
$t_{PLH}$ $t_{PHL}$	Propagation Delay D <sub>2a</sub> -D <sub>2e</sub> to O, $\bar{O}$	0.55	1.90	0.55	1.80	0.55	1.90	ns	<i>Figures 1 and 2</i>
$t_{PLH}$ $t_{PHL}$	Propagation Delay D <sub>1a</sub> -D <sub>1e</sub> to O, $\bar{O}$	0.55	1.70	0.55	1.60	0.55	1.70	ns	
$t_{PLH}$ $t_{PHL}$	Propagation Delay Data to F	1.15	2.75	1.15	2.75	1.15	3.00	ns	
$t_{TLH}$ $t_{THL}$	Transition Time 20% to 80%, 80% to 20%	0.45	1.80	0.45	1.65	0.45	1.80	ns	

**Flatpak AC Characteristics:**  $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$ ,  $V_{CC} = V_{CCA} = \text{GND}$

Symbol	Characteristic	$T_C = 0^\circ\text{C}$		$T_C = +25^\circ\text{C}$		$T_C = +85^\circ\text{C}$		Unit	Condition
		Min	Max	Min	Max	Min	Max		
$t_{PLH}$ $t_{PHL}$	Propagation Delay D <sub>2a</sub> -D <sub>2e</sub> to O, $\bar{O}$	0.55	1.70	0.55	1.60	0.55	1.70	ns	<i>Figures 1 and 2</i>
$t_{PLH}$ $t_{PHL}$	Propagation Delay D <sub>1a</sub> -D <sub>1e</sub> to O, $\bar{O}$	0.55	1.50	0.55	1.40	0.55	1.50	ns	
$t_{PLH}$ $t_{PHL}$	Propagation Delay Data to F	1.15	2.55	1.15	2.55	1.15	2.80	ns	
$t_{TLH}$ $t_{THL}$	Transition Time 20% to 80%, 80% to 20%	0.45	1.70	0.45	1.55	0.45	1.70	ns	

\*See Family Characteristics for other dc specifications.

Fig. 1 AC Test Circuit



Notes

$V_{CC}, V_{CCA} = +2\text{ V}, V_{EE} = -2.5\text{ V}$

L1 and L2 = equal length  $50\ \Omega$  impedance lines

$R_T = 50\ \Omega$  terminator internal to scope

Decoupling  $0.1\ \mu\text{F}$  from GND to  $V_{CC}$  and  $V_{EE}$

All unused outputs are loaded with  $50\ \Omega$  to GND

$C_L =$  Fixture and stray capacitance  $\leq 3\ \text{pF}$

Fig. 2 Propagation Delay and Transition Times

