



CYPRESS

CY7C375

UltraLogic™ 128-Macrocell Flash CPLD

Features

- 128 macrocells in eight logic blocks
- 128 I/O pins
- 6 dedicated inputs including 4 clock pins
- No hidden delays
- High speed
 - $f_{MAX} = 100$ MHz
 - $t_{PD} = 12$ ns
 - $t_S = 6$ ns
 - $t_{CO} = 7$ ns
- Electrically alterable FLASH technology
- Available in 160-pin TQFP, CQFP, and PGA packages

Functional Description

The CY7C375 is a Flash erasable Complex Programmable Logic Device (CPLD) and is part of the FLASH370™ family of high-density, high-speed CPLDs. Like all members of the FLASH370 family, the CY7C375 is designed to bring the ease of use and high performance of the 22V10 to high-density PLDs.

The 128 macrocells in the CY7C375 are divided between eight logic blocks. Each logic block includes 16 macrocells, a 72×86 product term array, and an intelligent product term allocator.


The logic blocks in the FLASH370 architecture are connected with an extremely fast and predictable routing resource—the Programmable Interconnect Matrix

(PIM). The PIM brings flexibility, routability, speed, and a uniform delay to the interconnect.

Like all members of the FLASH370 family, the CY7C375 is rich in I/O resources. Every macrocell in the device features an associated I/O pin, resulting in 128 I/O pins on the CY7C375. In addition, there are two dedicated inputs and four input/clock pins.

Finally, the CY7C375 features a very simple timing model. Unlike other high-density CPLD architectures, there are no hidden speed delays such as fanout effects, interconnect delays, or expander delays. Regardless of the number of resources used or the type of application, the timing parameters on the CY7C375 remain the same.


Logic Block Diagram



Selection Guide

	7C375-100	7C375-83	7C375-66	7C375L-66
Maximum Propagation Delay, t_{PD} (ns)	12	15	20	20
Minimum Set-Up, t_S (ns)	6	8	10	10
Maximum Clock to Output, t_{CO} (ns)	7	8	10	10
Maximum Supply Current, I_{CC} (mA)	Commercial 330	300	300	150
	Military/Industrial 370	370	370	

Shaded area contains preliminary information.

Pin Configurations
TQFP/CQFP
Top View


Pin Configurations (continued)
**PGA
Bottom View**

R	I/O ₁₀₉	I/O ₁₁₂	I/O ₁₁₅	I/O ₁₁₈	I/O ₁₂₁	I/O ₁₂₃	I/O ₁₂₆	I/O ₁₂₇	I/O ₀	I/O ₃	I/O ₅	I/O ₇	I/O ₁₀	I/O ₁₁	I/O ₁₄
P	I/O ₁₀₆	I/O ₁₁₀	I/O ₁₁₃	I/O ₁₁₆	I/O ₁₁₉	I/O ₁₂₂	I/O ₁₂₅	GND	I/O ₁	I/O ₄	I/O ₆	I/O ₉	I/O ₁₃	I/O ₁₅	I/O ₁₆
N	I/O ₁₀₅	I/O ₁₀₈	I/O ₁₁₁	I/O ₁₁₄	I/O ₁₁₇	I/O ₁₂₀	I/O ₁₂₄	I ₅	I/O ₂	GND	I/O ₈	I/O ₁₂	GND	I/O ₁₇	I/O ₁₉
M	I/O ₁₀₂	I/O ₁₀₄	I/O ₁₀₇	V _{CC}			V _{CC}	GND	V _{CC}			GND	I/O ₁₈	I/O ₂₀	I/O ₂₂
L	I/O ₁₀₀	I/O ₁₀₁	I/O ₁₀₃										I/O ₂₁	I/O ₂₃	I/O ₂₅
K	I/O ₉₈	I/O ₉₉	GND										I/O ₂₄	I/O ₂₆	I/O ₂₇
J	I/O ₉₆	I/O ₉₇	CLK3 / ₄	V _{CC}						V _{CC}		I/O ₂₈	I/O ₂₉	I/O ₃₀	
H	I/O ₉₅	GND	CLK2 / ₃	GND						GND	CLK0 / ₀	GND	I/O ₃₁		
G	I/O ₉₄	I/O ₉₃	I/O ₉₂	V _{CC}						V _{CC}	CLK1 / ₁	I/O ₃₃	I/O ₃₂		
F	I/O ₉₁	I/O ₉₀	I/O ₈₈								GND	I/O ₃₅	I/O ₃₄		
E	I/O ₈₉	I/O ₈₇	I/O ₈₅								I/O ₃₉	I/O ₃₇	I/O ₃₆		
D	I/O ₈₆	I/O ₈₄	I/O ₈₂	GND			V _{CC}	GND	V _{CC}			V _{CC}	I/O ₄₃	I/O ₄₀	I/O ₃₈
C	I/O ₈₃	I/O ₈₁	GND	I/O ₇₆	I/O ₇₂	GND	I/O ₆₆	I ₂	I/O ₆₀	I/O ₅₆	I/O ₅₃	I/O ₅₀	I/O ₄₇	I/O ₄₄	I/O ₄₁
B	I/O ₈₀	I/O ₇₉	I/O ₇₇	I/O ₇₃	I/O ₇₀	I/O ₆₈	I/O ₆₅	GND	I/O ₆₁	I/O ₅₈	I/O ₅₅	I/O ₅₂	I/O ₄₉	I/O ₄₆	I/O ₄₂
A	I/O ₇₈	I/O ₇₅	I/O ₇₄	I/O ₇₁	I/O ₆₉	I/O ₆₇	I/O ₆₄	I/O ₆₃	I/O ₆₂	I/O ₅₈	I/O ₅₇	I/O ₅₄	I/O ₅₁	I/O ₄₈	I/O ₄₅
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15

7C375-3

Functional Description (continued)

Logic Block

The number of logic blocks distinguishes the members of the FLASH370 family. The CY7C375 includes eight logic blocks. Each logic block is constructed of a product term array, a product term allocator, and 16 macrocells.

Product Term Array

The product term array in the FLASH370 logic block includes 36 inputs from the PIM and outputs 86 product terms to the product term allocator. The 36 inputs from the PIM are available in both positive and negative polarity, making the overall array size 72x86. This large array in each logic block allows for very complex functions to be implemented in single passes through the device.

Product Term Allocator

The product term allocator is a dynamic, configurable resource that shifts product terms to macrocells that require them. Any number of product terms between 0 and 16 inclusive can be assigned to any of the logic block macrocells (this is called product term steering). Furthermore, product terms can be shared among multiple macrocells. This means that product terms that are common to more than one output can be implemented in a single product term. Product term steering and product term sharing help to increase the effective density of the FLASH370 PLDs. Note that product term allocation is handled by software and is invisible to the user.

I/O Macrocell

Each of the macrocells on the CY7C375 has a separate I/O pin associated with it. The input to the macrocell is the sum of between 0 and 16 product terms from the product term allocator. The macrocell includes a register that can be optionally bypassed, polarity control over the input sum-term, and four global clocks to trigger the register. The macrocell also features a separate feedback path to the PIM so that the register can be buried if the I/O pin is used as an input.

Programmable Interconnect Matrix

The Programmable Interconnect Matrix (PIM) connects the eight logic blocks on the CY7C375 to the inputs and to each other. All

inputs (including feedbacks) travel through the PIM. There is no speed penalty incurred by signals traversing the PIM.

Development Tools

Development software for the CY7C375 is available from Cypress's *Warp2™*, *Warp2+™*, and *Warp3™* software packages. Both of these products are based on the IEEE standard VHDL language. Cypress also supports third-party vendors such as ABEL™, CUPL™, and LOG/iC™. Please contact your local Cypress representative for further information.

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature	-65°C to +150°C
Ambient Temperature with Power Applied	-55°C to +125°C
Supply Voltage to Ground Potential	-0.5V to +7.0V
DC Voltage Applied to Outputs in High Z State	-0.5V to +7.0V
DC Input Voltage	-0.5V to +7.0V
DC Program Voltage	12.5V
Output Current into Outputs	16 mA
Static Discharge Voltage	>2001 V (per MIL-STD-883, Method 3015)
Latch-Up Current	>200 mA

Operating Range

Range	Ambient Temperature	V _{CC}
Commercial	0°C to +70°C	5V ± 5%
Industrial	-40°C to +85°C	5V ± 10%
Military ^[1]	-55°C to +125°C	5V ± 10%

Note:

1. T_A is the "instant on" case temperature.

Electrical Characteristics Over the Operating Range^[2]

Parameter	Description	Test Conditions		Min.	Max.	Unit	
V_{OH}	Output HIGH Voltage	$V_{CC} = \text{Min.}$	$I_{OH} = -3.2 \text{ mA (Com'l/Ind)}$	2.4	0.5	V	
			$I_{OH} = -2.0 \text{ mA (Mil)}$			V	
V_{OL}	Output LOW Voltage	$V_{CC} = \text{Min.}$	$I_{OL} = 16 \text{ mA (Com'l/Ind)}$		0.5	V	
			$I_{OL} = 12 \text{ mA (Mil)}$			V	
V_{IH}	Input HIGH Voltage	Guaranteed Input Logical HIGH voltage for all inputs ^[3]			2.0	7.0	
V_{IL}	Input LOW Voltage	Guaranteed Input Logical LOW voltage for all inputs ^[3]			-0.5	0.8	
I_{IX}	Input Load Current	$GND \leq V_I \leq V_{CC}$			-10	+10	
I_{OZ}	Output Leakage Current	$GND \leq V_O \leq V_{CC}$, Output Disabled			-50	+50	
I_{OS}	Output Short Circuit Current ^[4, 5]	$V_{CC} = \text{Max.}, V_{OUT} = 0.5V$			-30	-90	
I_{CC}	Power Supply Current ^[6]	$V_{CC} = \text{Max.}, I_{OUT} = 0 \text{ mA}, f = 1 \text{ mHz}, V_{IN} = GND, V_{CC}$	Com'l		300	mA	
			Com'l "L" -66		150	mA	
			Mil/Ind		370	mA	

Shaded area contains preliminary information.

Capacitance^[5]


Parameter	Description	Test Conditions	Max.	Unit
C_{IN}	Input Capacitance	$V_{IN} = 5.0V$ at $f = 1 \text{ MHz}$	10	pF
C_{OUT}	Output Capacitance	$V_{OUT} = 5.0V$ at $f = 1 \text{ MHz}$	12	pF

Endurance Characteristics^[5]

Parameter	Description	Test Conditions	Min.	Max.	Unit
N	Minimum Reprogramming Cycles	Normal Programming Conditions	100		Cycles

Notes:

- 2. See the last page of this specification for Group A subgroup testing information.
- 3. These are absolute values with respect to device ground. All overshoots due to system or tester noise are included.
- 4. Not more than one output should be tested at a time. Duration of the short circuit should not exceed 1 second. $V_{OUT} = 0.5V$ has been chosen to avoid test problems caused by tester ground degradation.
- 5. Tested initially and after any design or process changes that may affect these parameters.
- 6. Measured with 16-bit counter programmed into each logic block.

AC Test Loads and Waveforms


Equivalent to: THÉVENIN EQUIVALENT

 99Ω (COM'L)
 136Ω (MIL) 2.08V (COM'L)
 OUTPUT O —————— 2.13V (MIL)

Parameter	V_X	Output Waveform—Measurement Level
$t_{ER}(-)$	1.5V	
$t_{ER}(+)$	2.6V	
$t_{EA}(+)$	1.5V	
$t_{EA}(-)$	V_{thc}	

(d) Test Waveforms

Switching Characteristics Over the Operating Range^[7]

Parameter	Description	7C375-100		7C375-83		7C375-66		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Combinatorial Mode Parameters								
t_{PD}	Input to Combinatorial Output		12		15		20	ns
t_{PDL}	Input to Output Through Transparent Input or Output Latch		15		18		22	ns
t_{PDLL}	Input to Output Through Transparent Input and Output Latches		16		19		24	ns
t_{EA}	Input to Output Enable		16		19		24	ns
t_{ER}	Input to Output Disable		16		19		24	ns
Input Registered/Latched Mode Parameters								
t_{WL}	Clock or Latch Enable Input LOW Time ^[5]	3		4		5		ns
t_{WH}	Clock or Latch Enable Input HIGH Time ^[5]	3		4		5		ns
t_{IS}	Input Register or Latch Set-Up Time	2		3		4		ns
t_{IH}	Input Register or Latch Hold Time	2		3		4		ns
t_{ICO}	Input Register Clock or Latch Enable to Combinatorial Output		16		19		24	ns
t_{ICOL}	Input Register Clock or Latch Enable to Output Through Transparent Output Latch		18		21		26	ns
Output Registered/Latched Mode Parameters								
t_{CO}	Clock or Latch Enable to Output		7		8		10	ns
t_S	Set-Up Time from Input to Clock or Latch Enable	6		8		10		ns
t_{II}	Register or Latch Data Hold Time	0		0		0		ns


Shaded area contains preliminary information.

Switching Characteristics Over the Operating Range^[7] (continued)

Parameter	Description	7C375-100		7C375-83		7C375-66		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
t _{CO2}	Output Clock or Latch Enable to Output Delay (Through Memory Array)		16		19		24	ns
t _{SCS}	Output Clock or Latch Enable to Output Clock or Latch Enable (Through Memory Array)	10		12		15		ns
t _{SL}	Set-Up Time from Input Through Transparent Latch to Output Register Clock or Latch Enable	12		15		20		ns
t _{Hl}	Hold Time for Input Through Transparent Latch from Output Register Clock or Latch Enable	0		0		0		ns
f _{MAX1}	Maximum Frequency with Internal Feedback (Least of 1/t _{SCS} , 1/(t _S + t _H), or 1/t _{CO}) ^[5]	100		83		66		MHz
f _{MAX2}	Maximum Frequency Data Path in Output Registered/Latched Mode (Lesser of 1/(t _{WL} + t _{WH}), 1/(t _S + t _H), or 1/t _{CO})	143		125		100		MHz
f _{MAX3}	Maximum Frequency with External Feedback (Lesser of 1/(t _{CO} + t _S) and 1/(t _{WL} + t _{WH}))	76.9		62.5		50		MHz
t _{OH-tIH} 37x	Output Data Stable from Output clock Minus Input Register Hold Time for 7C37x ^[5,8]	0		0		0		ns
Pipelined Mode Parameters								
t _{ICS}	Input Register Clock to Output Register Clock	10		12		15		ns
f _{MAX4}	Maximum Frequency in Pipelined Mode (Least of 1/(t _{CO} + t _{IS}), 1/t _{ICS} , 1/(t _{WL} + t _{WH}), 1/(t _{IS} + t _H), or 1/t _{SCS})	100		83.3		66.6		MHz
Reset/Preset Parameters								
t _{RW}	Asynchronous Reset Width ^[5]	12		15		20		ns
t _{RR}	Asynchronous Reset Recovery Time ^[5]	14		17		22		ns
t _{RO}	Asynchronous Reset to Output		18		21		26	ns
t _{PW}	Asynchronous Preset Width ^[5]	12		15		20		ns
t _{PR}	Asynchronous Preset Recovery Time ^[5]	14		17		22		ns
t _{PO}	Asynchronous Preset to Output		18		21		26	ns
t _{POR}	Power-On Reset		1		1		1	μs

Note:

7. All AC parameters are measured with 16 outputs switching.
8. This specification is intended to guarantee interface compatibility of the other members of the CY7C370 family with the CY7C375. This specification is met for the devices operating at the same ambient temperature and at the same power supply voltage.

Switching Waveforms
Combinatorial Output


7C375.6




CYPRESS

CY7C375

Switching Waveforms (continued)


Combinatorial Output



7C375-7


3

Registered Output






7C375-8

Latched Output



7C375-9

Switching Waveforms (continued)
Registered Input

Clock to Clock

Latched Input





CYPRESS


CY7C375

Switching Waveforms (continued)


Latched Input and Output





Asynchronous Reset



Asynchronous Preset



Switching Waveforms (continued)
Power-Up Reset Waveform

Output Enable/Disable

Ordering Information

Speed (MHz)	Ordering Code	Package Name	Package Type	Operating Range
100	CY7C375-100AC	A160	160-Lead Thin Quad Flatpack	Commercial
83	CY7C375-83AC	A160	160-Lead Thin Quad Flatpack	Commercial
	CY7C375-83AI	A160	160-Lead Thin Quad Flatpack	Industrial
	CY7C375-83GMB	G160	160-Pin Grid Array	Military
	CY7C375-83UMB	U162	160-Pin Ceramic Quad Flatpack ^[9]	
66	CY7C375-66AC	A160	160-Lead Thin Quad Flatpack	Commercial
	CY7C375-66AI	A160	160-Lead Thin Quad Flatpack	Industrial
	CY7C375-66GMB	G160	160-Pin Grid Array	Military
	CY7C375-66UMB	U162	160-Pin Ceramic Quad Flatpack ^[9]	
66	CY7C375L-66AC	A160	160-Lead Thin Quad Flatpack	Commercial

Notes:

9. Available as custom trim and form version. Contact local Cypress office for package information.

MILITARY SPECIFICATIONS
Group A Subgroup Testing
DC Characteristics

Parameter	Subgroups
V _{OH}	1, 2, 3
V _{OL}	1, 2, 3
V _{IH}	1, 2, 3
V _{IL}	1, 2, 3
I _{IX}	1, 2, 3
I _{OZ}	1, 2, 3
I _{CC}	1, 2, 3

Switching Characteristics

Parameter	Subgroups
t _{PD}	9, 10, 11
t _{CO}	9, 10, 11
t _{ICO}	9, 10, 11
t _S	9, 10, 11
t _H	9, 10, 11
t _{IS}	9, 10, 11
t _{IH}	9, 10, 11
t _{ICS}	9, 10, 11

Document #: 38-00217-D

UltraLogic, FLASH370, *Warp2*, *Warp2+*, and *Warp3* are trademarks of Cypress Semiconductor Corporation.

ABEL is a trademark of Data I/O Corporation.

LOG/iC is a trademark of Isdata Corporation.

CUPL is a trademark of Logical Devices Incorporated.