Xicor

Advance Information

4K

X20C05

512 x 8

High Speed AUTOSTORE™ NOVRAM

T46-23-37

FEATURES

- · Fast Access Time: 35ns, 45ns, 55ns
- High Reliability
- Endurance: 1,000,000 Store Operations
- -Retention: 100 Years Minimum
- · Power-on Recall
 - -- E²PROM Data Automatically Recalled Into SRAM Upon Power-up
- AUTOSTORE™ NOVRAM
 - -User Enabled Option
 - Automatically Stores SRAM Data Into the E²PROM Array When V_{CC} Low Threshold is Detected
 - -Open Drain AUTOSTORE Status Output Pin
- Software Data Protection
 - —Locks Out Inadvertent Store Operations
- Low Power CMOS
 —Standby: 250uA
- Infinite E²PROM Array Recall, and RAM Read and Write Cycles
- Upward compatible with X20C16 (16K)


DESCRIPTION

The Xicor X20C05 is a 512 x 8 NOVRAM featuring a high-speed static RAM overlaid bit-for-bit with a non-volatile electrically erasable PROM (E²PROM). The X20C05 is fabricated with advanced CMOS floating gate technology to achieve high speed with low power and wide power-supply margin. The X20C05 features the JEDEC approved pinout for byte-wide memories, compatible with industry standard RAMs, ROMs, EPROMS and E²PROMs.

The NOVRAM design allows data to be easily transferred from RAM to E^2PROM (store) and E^2PROM to RAM (recall). The store operation is completed in 5 ms or less and the recall operation is completed in 5 μ s or less.

Xicor NOVRAMS are designed for unlimited write operations to RAM, either from the host or recalls from E²PROM, and a minimum 1,000,000 store operations to the E²PROM. Data retention is specified to be greater than 100 years.

PIN CONFIGURATION



AUTOSTORE™ NOVRAM is a trademark of Xicor, Inc.

3827-1

PIN DESCRIPTIONS

Addresses (A₀-A₈)

The Address inputs select an 8-bit memory location during a read or write operation.

Chip Enable (CE)

The Chip Enable input must be LOW to enable all read/write operations. When \overline{CE} is HIGH, power consumption is reduced.

Output Enable (OE)

The Output Enable input controls the data output buffers and is used to initiate read and recall operations. Output Enable LOW disables a store operation regardless of the state of \overline{CE} , \overline{WE} or \overline{NE} .

Data in/Data Out (i/O₀-I/O₇)

Data is written to or read from the X20C05 through the I/O pins. The I/O pins are placed in the high impedance state when either CE or OE is HIGH or when NE is LOW.

Write Enable (WE)

The Write Enable input controls the writing of data to the static RAM.

Nonvolatile Enable (NE)

The Nonvolatile Enable input controls the recall function to the E²PROM array.

AUTOSTORE Output (AS)

 $\overline{\text{AS}}$ is an open drain output which, when asserted indicates V_{CC} has fallen below the AUTOSTORE threshold (V_{ASTH}). $\overline{\text{AS}}$ may be wire-ORed with multiple open drain outputs and used as an interrupt input to a microcontroller or as an input to a low power reset circuit.


PIN NAMES

52E D

Symbol	Description
A0-A8	Address Inputs
1/00-1/07	Data Input/Output
WE	Write Enable
CE	Chip Enable
ŌĒ	Output Enable
NE	Nonvolatile Enable
AS	AUTOSTORE Output
Vcc	+5V
Vss	Ground
NC	No Connect

3827 PGM T01

FUNCTIONAL DIAGRAM



DEVICE OPERATION

The $\overline{\text{CE}}$, $\overline{\text{OE}}$, $\overline{\text{WE}}$ and $\overline{\text{NE}}$ inputs control the X20C05 operation. The X20C05 byte-wide NOVRAM uses a 2-line control architecture to eliminate bus contention in a system environment. The I/O bus will be in a high impedance state when either $\overline{\text{OE}}$ or $\overline{\text{CE}}$ is HIGH, or when $\overline{\text{NE}}$ is LOW.

RAM Operations

RAM read and write operations are performed as they would be with any static RAM. A read operation requires $\overline{\text{CE}}$ and $\overline{\text{OE}}$ to be LOW with $\overline{\text{WE}}$ and $\overline{\text{NE}}$ HIGH. A write operation requires $\overline{\text{CE}}$ and $\overline{\text{WE}}$ to be LOW with $\overline{\text{NE}}$ HIGH. There is no limit to the number of read or write operations performed to the RAM portion of the X20C05.

MEMORY TRANSFER OPERATIONS

There are two memory transfer operations: a recall operation whereby the data stored in the E²PROM array is transferred to the SRAM array; and a store operation which causes the entire contents of the SRAM array to be stored in the E²PROM array.

Recall operations are performed automatically upon power-up and under host system control when \overline{NE} , \overline{OE} and \overline{CE} are LOW and \overline{WE} is HIGH. The recall operation takes a maximum of 5u.s.

There are two methods of initiating a store operation. The first is the software store command. This command takes the place of the hardware store employed on the X20C04. This command is issued by entering into the special command mode: $\overline{\text{NE}}$, $\overline{\text{CE}}$ and $\overline{\text{WE}}$ strobe LOW while at the same time a specific address and data combination is sent to the device. This is a three step

operation: the first address/data combination is 155[H]/AA[H]; the second combination is 0AA[H]/55[H]; and the final command combination is 155[H]/33[H]. This sequence of pseudo write operations will immediately initiate a store operation. Refer to the software command timing diagrams for details on set and hold times for the various signals.

The second method of storing data is through the AUTOSTORE command. When enabled, data is automatically stored from the RAM into the E²PROM array whenever V_{CC} falls below the preset AUTOSTORE threshold. This feature is enabled by performing the first two steps for the software store with the command combination being 155[H]/CC[H].

The AUTOSTORE feature is disabled by issuing the three step command sequence with the command combination being 155[H]/CD[H]. The AUTOSTORE feature will also be reset if V_{CC} falls below the power-on reset threshold (approximately 3.5V) and is then raised back into the operating range.

DATA PROTECTION

52E D

The X20C05 supports two methods of protecting the nonvolatile data.

- —If after power-up neither the software store nor AUTOSTORE feature are enabled, no store can occur.
- —If after power-up no SRAM write operations have occurred no store operation can be initiated. The software store and AUTOSTORE commands will be ignored.

SYMBOL TABLE

WAVEFORM	INPUTS	OUTPUTS
	Must be steady	Will be steady
	May change from Low to High	Will change from Low to High
	May change from High to Low	Will change from High to Low
	Don't Care: Changes Allowed	Changing: State Not Known
>> ≪ (N/A	Center Line is High Impedance

ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias	65°C to +135°C
Storage Temperature	
Voltage on any Pin with	
Respect to Ground	1.0V to +7V

D.C. Output Current10MA

RECOMMENDED OPERATING CONDITIONS

Temperature	Min.	Max.
Commercial	0°C	70°C
Industrial	-40°C	+85°C
Military	–55°C	+125°C
		3827 PGM T

*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Supply Voltage	Limits		
X20C05	5V ±10%		

3827 PGM T03

D.C. OPERATING CHARACTERISTICS (Over recommended operating conditions unless otherwise specified.)

		Limits			
Symbol	Parameter .	Min.	Max.	Units	Test Conditions
loc1	V _{CC} Current (Active)		100	mA	NE = WE = V _{IH} , CE = OE = V _{IL} Address inputs = 0.4V/2.4V Levels @ f = 20MHz. All I/Os = Open
I _{CC2}	V _{CC} Current During Store		5	mA	All Inputs = V _{IH}
Iccs	V _{CC} Current During AUTOSTORE		2,5	mA	All I/Os = Open
I _{SB1}	V _{CC} Standby Current (TTL Input)		10	mA	CE = V _{IH} All Other Inputs = V _{IH} , All I/Os = Open
I _{SB2}	V _{CC} Standby Current (CMOS Input)		250	μΑ	All Inputs = V _{CC} - 0.3 All I/Os = Open
I _{LI}	Input Leakage Current		10	μA	V _{IN} = GND to V _{CC}
ILO	Output Leakage Current		10	μΑ	$V_{OUT} = GND$ to V_{CC} , $\overline{CE} = V_{IH}$
V _{IL} (1)	Input Low Voltage	-1.0	0.8	٧	
V _{IH} (1)	Input High Voltage	2.0	V _{CC} + 0.5	٧	
VoL	Output Low Voltage		0.4	٧	I _{OL} = 5mA
VOLAS	AUTOSTORE Output		0.4	٧	I _{OLAS} = 1mA
VoH	Output High Voltage	2.4		٧	I _{OH} = -4mA

3827 PGM T04

POWER-UP TIMING

Symbol	Parameter	Max.	Units
t _{PUR} (2)	Power-Up to RAM Operation	100	μs
t _{PUW} (2)	Power-Up to Nonvolatile Operation	5	ms

3827 PGM T05

CAPACITANCE $T_A = 25$ °C, F = 1.0MHZ, $V_{CC} = 5$ V.

Symbol			Units	Conditions
C _{I/O} (2)	Input/Output Capacitance	10	pF	V _{I/O} = 0V
C _{IN} (2)	Input Capacitance	6	pF	$V_{IN} = 0V$

Notes: (1) V_{II.} min. and V_{IH} max. are for reference only and are not tested.

(2) This parameter is periodically sampled and not 100% tested.

1

X20C05

ENDURANCE AND DATA RETENTION

Parameter	Min.	Units
Endurance	100,000	Changes/Bit
Store Cycles	1,000,000	Store Cycles
Data Retention	100	Years


3827 PGM T07

MODE SELECTION

CE	WE	NE	ŌE	Mode	1/0	Power
Н	Х	Х	Х	X Not Selected Output High		Standby
L	Н	Н	L	Read RAM	Output Data	Active
L	L	Н	Х	Write "1" RAM	Input Data High	Active
L	L	Н	Х	Write "0" RAM	Input Data Low	Active
L	Н	L	L	Array Recall	Output High Z	Active
L	L	L	Н	Software Command	Input Data	Active
L	Н	Н	Н	Output Disabled	Output High Z	Active
L	L	L	L	Not Allowed	Output High Z	Active
L	Н	L	Н	No Operation	Output High Z	Active

3827 PGM T09

EQUIVALENT A.C. LOAD CIRCUIT



A.C. CONDITIONS OF TEST


Input Pulse Levels	0V to 3.0V
Input Rise and Fall Times	5 ns
Input and Output Timing Levels	1.5V

A.C. CHARACTERISTICS (Over the recommended operating conditions unless otherwise specified) Read Cycle Limits

Symbol		X20C05-35		X20C05-45		X20C05-55		1
	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Units
t _{RC}	Read Cycle Time	35		45		55		ns
tcE	Chip Enable Access Time		35		45		55	ns
taa	Address Access Time		35		45		55	ns
toE	Output Enable Access Time		20		25		30	ns
t _{LZ} (3)	Chip Enable to Output in Low Z	0		0		0		ns
toLZ(3)	Output Enable to Output in Low Z	0		0		0		ns
t _{HZ} (3)	Chip Disable to Output in High Z	ĺ	15	·	20		25	ns
t _{OHZ} (3)	Output Disable to Output in High Z		15		20		25	ns
tон	Output Hold From Address Change	0		0		0		ns

3827 PGM T10

Read Cycle




Note: (3) tLZ min., tHZ, toLZ min., and toHZ are periodically sampled and not 100% tested. tHZ and toHZ are measured, with CL = 5pF, from the point when CE or OE return high (whichever occurs first) to the time when the outptus are no longer driven.

Write Cycle Limits


		X20C05-25		X20C05-35		X20C05-45		X20C05-55		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
t _{WC}	Write Cycle Time	25	-	35		45		55		ns
tcw	Chip Enable to End of Write Input	25		30		35		40		ns
t _{AS}	Address Setup Time	0		0		0		0		ns
t _{WP}	Write Pulse Width	30		30	-	35		40		ns
twn	Write Recovery Time	0		0		0		0		ns
t _{DW}	Data Setup to End of Write	15		15		20		25		ns
t _{DH}	Data Hold Time	0		0		3		3		ns
twz ⁽⁴⁾	Write Enable to Output in High Z				15		20		25	ns
tow ⁽⁴⁾	Output Active from End of Write	5		5		5		5		ns
toz ⁽⁴⁾	Output Enable to Output in High Z		-		15		20		25	ns

3827 PGM T11

WE Controlled Write Cycle




Note: (4) t_{WZ} , t_{OW} and t_{CZ} are periodically sampled and not 100% tested.



Array Recall Cycle Limits

	Parameter	X20C05-35		X20C05-45		X20C05-55		
Symbol		Min.	Max.	Min.	Max.	Min.	Max.	Units
tRCC	Array Recall Cycle Time		5		5		5	μs
t _{RCP} (7)	Recall Fulse Width to InitiateRecall	30		40		50		ns
tRWE	WE Setup Time to NE	0		0		0		ns

Array Recall Cycle




Note: (7) The Recall Pulse Width (tRCP) is a minimum time that NE, OE and CE must be LOW simultaneously. To insure data integrity, NE and CE must remain HIGH after initiation of and through the duration (tRCC) of the Recall operation. During tRCC, OE and WE may go LOW providing the host access to other devices in the system.

Software Command Timing Limits

	Parameter	X20C05-35		X20C05-45		X20C05-55		
Symbol		Min.	Max.	Min.	Max.	Min.	Max.	Units
tsto	Store Cycle Time		5		5		5	ms
t _{SP} (5)	Store Pulse Width	30		40		50		ns
tsph	Store Pulse Hold Time	35		45		55		ns
twc	Write Cycle Time	35		45		- 55		ns
tas	Address Setup Time	0		0		0		ns
t _{AH}	Address Hold time	0		0		0		ns
t _{DS}	Data Setup Time	15		20		25		ns
t _{DH}	Data Hold Time	0		3		3		ns
t _{SOE} (6)	OE Disable to Store Function	20		20		20		ns
t _{OEST} (6)	Output Enable from End of Store	10		10		10		ns
t _{NHZ} (6)	Nonvolatile Enable to Output in High Z		15		20		25	ns

3827 PGM T12


CE Controlled Software Command Sequence



Notes: (5) The Store Pulse Width (tsp) is a minimum time that NE, WE and CE must be LOW simultaneously. To Insure data integrity, NE and CE must remain HIGH after initiation of and throughout the duration (tsto) of the Store operation. During tsto, OE and WE may go LOW providing the host system access to other devices in the system.

(6) t_{SOE}, t_{OEST} and t_{NHZ} are periodically sampled and not 100% tested.






AUTOSTORE Feature

The AUTOSTORE feature automatically saves the contents of the X20C05's Static RAM to the on-board bit-for-bit shadow E2PROM at power down. This circuitry insures that no data is lost during accidental power downs or general system crashes, and is ideal for microprocessor caching systems, embedded software systems, and general system back-up memory.

The AUTOSTORE instruction (EAS) to the SDP register sets the AUTOSTORE enable latch, allowing the X20C05

to automatically perform a store operation whenever V_{CC} falls below the AUTOSTORE threshold (V_{ASTH}). V_{CC} must remain above the AUTOSTORE Cycle End Voltage (V_{ASEND}) for the duration of the store cycle (t_{ASTO}). The detailed timing for this feature is illustrated in the AUTOSTORE timing diagrm, below. Once the AUTOSTORE cycle is initiated, all other device functions are inhibited.


AUTOSTORE CYCLE Timing Diagrams




AUTOSTORE CYCLE LIMITS

		X20		
Symbol	Parameter	Min.	Max.	Units
tasto	AUTOSTORE Cycle Time		2.5	ms
V _{ASTH}	AUTOSTORE Threshold Voltage	4.0	4.3	V
VASEND	AUTOSTORE Cycle End Voltage	3.5		٧

SDP (Software Data Protection)



Store State Diagram



SOFTWARE DATA PROTECTION COMMANDS

	Command	Data [Hex]
EAS	Enable AUTOSTORE	CC
RAS	Reset AUTOSTORE	CD
SS	Software Store	33