

High Frequency Timing-SafeTM Peak EMI Reduction IC

General Features

- High Frequency Clock distribution with Timing-Safe™
 Peak EMI Reduction
- Input frequency range: 50MHz 100MHz
- Multiple low skew Timing-safe [™] Outputs: PCS3P624Z05: 5 Outputs PCS3P624Z09: 9 Outputs
- External Input-Output Delay Control option
- Supply Voltage: 3.3V±0.3V
- · Commercial and Industrial temperature range
- Packaging Information:
 ASM3P624Z05: 8 pin SOIC, and TSSOP
 ASM3P624Z09:16 pin SOIC, and TSSOP
- True Drop-in Solution for Zero Delay Buffer, ASM5P2305A / 09A

Functional Description

PCS3P624Z05/09 is a versatile, 3.3V Zero-delay buffer designed to distribute high frequency Timing-Safe™ clocks

with Peak EMI reduction. PCS3P624Z05 is an eight-pin version, accepts one reference input and drives out five low-skew Timing-Safe™ clocks. PCS3P624Z09 accepts one reference input and drives out nine low-skew Timing-Safe™clocks.


PCS3P624Z05/09 has a DLY_CTRL for adjusting the Input-Output clock delay, depending upon the value of capacitor connected at this pin to GND.

PCS3P624Z05/09 operates from a 3.3V supply and is available in two different packages, as shown in the ordering information table, over commercial and Industrial temperature range.

Application

PCS3P624Z05/09 is targeted for use in Displays and memory interface systems.

General Block Diagram



Spread Spectrum Frequency Generation

The clocks in digital systems are typically square waves with a 50% duty cycle and as frequencies increase the edge rates also get faster. Analysis shows that a square wave is composed of fundamental frequency and harmonics. The fundamental frequency and harmonics generate the energy peaks that become the source of EMI. Regulatory agencies test electronic equipment by measuring the amount of peak energy radiated from the equipment. In fact, the peak level allowed decreases as the frequency increases. The standard methods of reducing EMI are to use shielding, filtering, multi-layer PCBs, etc. These methods are expensive. Spread spectrum clocking reduces the peak energy by reducing the Q factor of the clock. This is done by slowly modulating the clock frequency. The PCS3P624Z05/09 uses the center modulation spread spectrum technique in which the modulated output frequency varies above and below the reference frequency with a specified modulation rate. With center modulation, the average frequency is the same as the unmodulated frequency and there is no performance degradation.

Zero Delay and Skew Control


All outputs should be uniformly loaded to achieve Zero Delay between input and output. Since the DLY_CTRL pin is the internal feedback to the PLL, its relative loading can adjust the input-output delay.

For applications requiring zero input-output delay, all outputs, including DLY_CTRL, must be equally loaded. Even if DLY_CTRL is not used, it must have a capacitive load equal to that on other outputs, for obtaining zero input-output delay.

Timing-Safe™ technology

Timing-Safe™ technology is the ability to modulate a clock source with Spread Spectrum technology and maintain synchronization with any associated data path.

Pin Configuration for PCS3P624Z05B/C




Pin Description for PCS3P624Z05B/C

200011	III Becomption for 1 Good GENEROS/G					
Pin#	Pin Name	Type	Description			
1	CLKIN ¹	I	External reference Clock input, 5V tolerant input			
2	CLKOUT1 ²	0	Buffered clock output ⁴			
3	CLKOUT2 ²	0	Buffered clock output⁴			
4	GND	Р	Ground			
5	CLKOUT3 ²	0	Buffered clock output⁴			
6	VDD	Р	3.3V supply			
7	CLKOUT4 ²	0	Buffered clock output⁴			
8	DLY_CTRL	0	External Input-Output Delay control. This pin can be used as clock output ⁴			

- Notes: 1. Weak pull down
 2. Weak pull-down on all outputs
 3. Weak pull-up on these Inputs
 4. Buffered clock output is Timing-Safe™

Pin Configuration for PCS3P624Z09B/C



Pin Description for PCS3P624Z09B/C

Pin#	Pin Name	Pin Type	Description
1	CLKIN ¹	I	External reference Clock input, 5V tolerant input
2	CLKOUTA1 ²	0	Buffered clock Bank A output ⁴
3	CLKOUTA2 ²	0	Buffered clock Bank A output⁴
4	VDD	Р	3.3V supply
5	GND	Р	Ground
6	CLKOUTB1 ²	0	Buffered clock Bank B output⁴
7	CLKOUTB2 ²	0	Buffered clock Bank B output⁴
8	S2 ³	4	Select input, bit 2.See Select Input Decoding table for PCS3P624Z09 for more details
9	S1 ³		Select input, bit 1.See Select Input Decoding table for PCS3P624Z09 for more details
10	CLKOUTB3 ²	0	Buffered clock Bank B output⁴
11	CLKOUTB4 ²	0	Buffered clock Bank B output⁴
12	GND	Р	Ground
13	VDD	Р	3.3V supply
14	CLKOUTA3 ²	0	Buffered clock Bank A output⁴
15	CLKOUTA4 ²	0	Buffered clock Bank A output⁴
16	DLY_CTRL ²	0	External Input-Output Delay control. This pin can be used as clock output

- Notes: 1. Weak pull down
 2. Weak pull-down on all outputs
 3. Weak pull-up on these Inputs
 4. Buffered clock output is Timing-Safe™

Select Input Decoding table for PCS3P624Z09

S2	S1	CLKOUT A1 - A4	CLKOUT B1 - B4	DLY_CTRL1	Output Source	PLL Shut-Down
0	0	Three-state	Three-state	Driven	PLL	N
0	1	Driven	Three-state	Driven	PLL	N
1	0	Driven	Driven	Driven	Reference	Υ
1	1	Driven	Driven	Driven	PLL	N

Notes: This output is driven and has an internal feedback for the PLL. The load on this output can be adjusted to change the skew between the reference and

Spread Spectrum Control and Input-Output Skew Table

Frequency (MHz)	Device	Deviation (±%)	Input-Output Skew (±T _{SKEW})
	PCS3P624Z05B / 09B	0.25	0.0625
75	PCS3P624Z05C / 09C	0.5	0.125

Note: T_{SKEW} is measured in units of the Clock Period

Absolute Maximum Ratings

Symbol	Parameter	Rating	Unit
VDD	Supply Voltage to Ground Potential	-0.5 to +4.6	V
VIN	DC Input Voltage (CLKIN)	-0.5 to +7	ľ
T _{STG}	Storage temperature	-65 to +125	°C
Ts	Max. Soldering Temperature (10 sec)	260	°C
TJ	Junction Temperature	150	°C
T_DV	Static Discharge Voltage (As per JEDEC STD22- A114-B)	2	KV
lote: These are	stress ratings only and are not implied for functional use. Exposure to absolute maximum ratings	for prolonged periods of time	may affect

Note: These are stress ratings only and are not implied for functional use. Exposure to absolute maximum ratings for prolonged periods of time may affect device reliability.

Operating Conditions

Parameter	Description	Min	Max	Unit
VDD	Supply Voltage	3.0	3.6	V
TA	Operating Temperature (Ambient Temperature)	-40	+85	°C
C_L	Load Capacitance		30	pF
C _{IN}	Input Capacitance		7	pF

Electrical Characteristics

Parameter	Description	Test Conditions	Min	Тур	Max	Unit
V_{IL}	Input LOW Voltage ⁵				0.8	V
V_{IH}	Input HIGH Voltage ⁵		2.0			V
I _{IL}	Input LOW Current	V _{IN} = 0V			50	μA
I _{IH}	Input HIGH Current	V _{IN} = VDD			100	μA
V_{OL}	Output LOW Voltage ⁶	I _{OL} = 8mA			0.4	٧
V_{OH}	Output HIGH Voltage ⁶	I _{OH} = -8mA	2.4			V
I _{DD}	Dynamic Supply Current	Unloaded outputs			40	mA
Z _o	Output Impedance			23		Ω

Notes: 5. CLKIN input has a threshold voltage of VDD/2

Switching Characteristics

Parameter	Test Conditions	Min	Тур	Max	Unit
Input Frequency		50		100	MHz
Output Frequency	30pF load	50		100	MHz
Duty Cycle $^{7,8} = (t_2/t_1) * 100$	Measured at VDD/2	40	50	60	%
Output Rise Time 7,8	Measured between 0.8V and 2.0V			2.5	nS
Output Fall Time ^{7, 8}	Measured between 2.0V and 0.8V			2.5	nS
Output-to-output skew 7,8	All outputs equally loaded			250	pS
Delay, CLKIN Rising Edge to CLKOUT Rising Edge ⁸	Measured at VDD /2			±350	pS
Device-to-Device Skew ⁸	Measured at VDD/2 on the CLKOUT pins of the device			700	pS
Cycle-to-Cycle Jitter 7,8	Loaded outputs			±200	pS
PLL Lock Time ⁸	Stable power supply, valid clock presented on CLKIN pin			1.0	mS


Notes: 7. All parameters specified with 30pF loaded outputs.

^{6.} Parameter is guaranteed by design and characterization. Not 100% tested in production.


^{8.} Parameter is guaranteed by design and characterization. Not 100% tested in production.

Switching Waveforms


Duty Cycle Timing




All Outputs Rise/Fall Time




Output - Output Skew




Input - Output Propagation Delay




Device - Device Skew





Input - Output Skew



Test Circuit









Package Information


8-lead (150-mil) SOIC Package



		Dimensions			
Symbol	Inches		Millim	neters	
	Min	Max	Min	Max	
A1	0.004	0.010	0.10	0.25	
Α	0.053	0.069	1.35	1.75	
A2	0.049	0.059	1.25	1.50	
В	0.012	0.020	0.31	0.51	
С	0.007	0.010	0.18	0.25	
D	0.193 BSC		4.90	BSC	
E	0.154	BSC	3.91	BSC	
е	0.050	BSC	1.27	BSC	
Н	0.236	BSC	6.00	BSC	
L	0.016	0.050	0.41	1.27	
θ	0°	8°	0°	8°	


8-lead TSSOP (4.40-MM Body)






	Dimensions				
Symbol	Inc	hes	Millimeters		
	Min	Max	Min	Max	
А		0.043		1.10	
A1	0.002	0.006	0.05	0.15	
A2	0.033	0.037	0.85	0.95	
В	0.008	0.012	0.19	0.30	
С	0.004	0.008	0.09	0.20	
D	0.114	0.122	2.90	3.10	
E	0.169	0.177	4.30	4.50	
е	0.026	BSC	0.65	BSC	
Н	0.252	2 BSC	6.40 BSC		
L	0.020	0.028	0.50	0.70	
θ	0°	8°	0°	8°	

16-lead (150 Mil) Molded SOIC Package



	Dimensions				
Symbol	Inc	hes	Millimeters		
	Min	Max	Min	Max	
Α	0.053	0.069	1.35	1.75	
A1	0.004	0.010	0.10	0.25	
A2	0.049	0.059	1.25	1.50	
В	0.013	0.022	0.33	0.53	
С	0.008	0.012	0.19	0.27	
D	0.386	0.394	9.80	10.01	
E	0.150	0.157	3.80	4.00	
е	0.050 BSC		1.27	BSC	
Н	0.228	0.244	5.80	6.20	
h	0.010	0.016	0.25	0.41	
L	0.016	0.035	0.40	0.89	
θ	0°	8°	0°	8°	

16-lead TSSOP (4.40-MM Body)




	Dimensions				
Symbol	Inch	nes	Millimeters		
	Min	Max	Min	Max	
А		0.043		1.20	
A1	0.002	0.006	0.05	0.15	
A2	0.031	0.041	0.80	1.05	
В	0.007	0.012	0.19	0.30	
С	0.004	0.008	0.09	0.20	
D	0.193	0.201	4.90	5.10	
E	0.169	0.177	4.30	4.50	
е	0.026	BSC	0.65 BSC		
Н	0.252 BSC		6.40 BSC		
L	0.020	0.030	0.50	0.75	
θ	0°	8°	0°	8°	

Ordering Code

Ordering Code	Marking	Package Type	Temperature
PCS3P624Z0xyG-08-ST	3P624Z0xyG	8-pin 150-mil SOIC-TUBE, Green	Commercial
PCS3I624Z0xyG-08-ST	3l624Z0xyG	8-pin 150-mil SOIC-TUBE, Green	Industrial
PCS3P624Z0xyG-08-SR	3P624Z0xyG	8-pin 150-mil SOIC-TAPE & REEL, Green	Commercial
PCS3I624Z0xyG -08-SR	3l624Z0xyG	8-pin 150-mil SOIC-TAPE & REEL, Green	Industrial
PCS3P624Z0xyG-08-TT	3P624Z0xyG	8-pin 4.4-mm TSSOP - TUBE, Green	Commercial
PCS3I624Z00xyG -08-TT	3l624Z0xyG	8-pin 4.4-mm TSSOP - TUBE, Green	Industrial
PCS3P624Z0xyG-08-TR	3P624Z0xyG	8-pin 4.4-mm TSSOP - TAPE & REEL, Green	Commercial
PCS3I624Z0xyG -08-TR	3l624Z0xyG	8-pin 4.4-mm TSSOP - TAPE & REEL, Green	Industrial
PCS3P624Z0xyG -16-ST	3P624Z0xyG	16-pin 150-mil SOIC-TUBE, Green	Commercial
PCS3I624Z0xyG -16-ST	3l624Z0xyG	16-pin 150-mil SOIC-TUBE, Green	Industrial
PCS3P624Z0xyG -16-SR	3P624Z0xyG	16-pin 150-mil SOIC-TAPE & REEL, Green	Commercial
PCS3I624Z0xyG -16-SR	3l624Z0xyG	16-pin 150-mil SOIC-TAPE & REEL, Green	Industrial
PCS3P624Z0xyG -16-TT	3P624Z0xyG	16-pin 4.4-mm TSSOP - TUBE, Green	Commercial
PCS3I624Z0xyG -16-TT	3l624Z0xyG	16-pin 4.4-mm TSSOP - TUBE, Green	Industrial
PCS3P624Z0xyG -16-TR	3P624Z0xyG	16-pin 4.4-mm TSSOP - TAPE & REEL, Green	Commercial
PCS3I624Z0xyG -16-TR	3I624Z0xyG	16-pin 4.4-mm TSSOP - TAPE & REEL, Green	Industrial

Note: x=5 / 9; y=B / C

Device Ordering Information



Licensed under US patent #5,488,627, #6,646,463 and #5,631,920.

Note: This product utilizes US Patent #6,646,463 Impedance Emulator Patent issued to PulseCore Semiconductor, dated 11-11-2003

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. U.S Patent Pending; Timing-Safe and Active Bead are trademarks of PulseCore Semiconductor, a wholly owned subsidiary of ON Semiconductor. This literature is subject to all applicable copyright laws

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855
Toll Free USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center

Japan Customer Focus Center Phone: 81-3-5773-3850 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative