アレイ形積層セラミックコンデンサ ARRAY TYPE MULTILAYER CERAMIC CAPACITOR

All and a second	code	Temp.characteristics	operating Temp. range
OPERATING TEMP.	BJ	В	-25~+85°C
		X5R	-55~+85°C
	B7	X7R	-55~+125°C
	CH	C0H	-55~+125°C
	CG	C0G	-55~+125°C



特長 FEATURES

- ・2125形状で4回路構成であるため、より高密度、高効率な実装を実現
- ・1回路あたりの容量は1 µ Fの大容量
- ・内部電極には、信頼性とコストパフォーマンスに優れたNiを使用してい
- · 4 circuits in 2125 package allows higher placement density and efficiency
- The capacitance in each circuit, F or B dielectric, is 1 μ F
- · Internal electrode is nickel for increased cost performance and reliability

用途 APPLICATIONS

- ·一般電子機器用
- ・通信機器用(携帯電話、PHS、コードレス電話etc)

- · General electronic equipment
- · Communication equipment (mobile phone, PHS, cordless phone, etc.)

形名表記法 ORDERING CODE



定格電	注 (VDC)	
J	6.3	
L	10	
Е	16	
Т	25	
U	50	

シリーズ名		
4	4連積層コンデンサ	
2	2連積層コンデンサ	

端子電	極
K	メッキ品

形状寸法(E	EIA) L×W (mm
096 (0302)	0.9×0.6
110 (0504)	1.4×1.0
212 (0805)	2.0×1.25

温度特性			
_		5-13	
BJ	В	±10 [%]	
C	G	0±30 [ppm/°C]	

公称前	電容量 (pF)
例	
104	100,000
105	1 000 000

容量許	容差		
M		±20	%
K		±10	%
F		±1pF	

製品厚	[み (mm)
Р	0.3
K	0.45
В	0.6
Α	0.8
D	0.85

個別仕样

1121/11/12	-1ak	
_	標準	
10		
包装		
Т	テーピング (4mmピッチ・178φ)	
F	テーピング (2mmピッチ・178φ)	

•	
当社管	理記号
\triangle	標準品
	△=スペース

Rated	voltage (VDC)
J	6.3
L	10
Е	16
Т	25
- 11	50

Series name					
4	4 circuit multilayer				
	capacitors				
2	2 circuit multilayer				
	canacitors				

End termination Plated



Dimensions (case size) (mm)							
096 (0302)	0.9×0.6						
110 (0504)	1.4×1.0						
212 (0805)	2.0×1.25						

Temperature characteristics code							
		-55~+85°C±15%					
	X7R	-55~+125°C±15%					
CG	C0G	0±30[ppm/°C]					

Nomin	al capacitance (pF)
example	
104	100,000
105	1 000 000

M	±20						
K	±10						
F	±1pF						
8							
Thickness (mm)							

Capacitance tolerances (%)

Thickness (mm)						
Р	0.3					
K	0.45					
В	0.6					
Α	0.8					
D	0.85					

9

Special code						
	Standard products					


1

Packaging							
Т	Tape (4mm pitch · 178 φ						
F	Tape (2mm pitch · 178 φ						



Internal code								
Δ	Standard products							

外形寸法 EXTERNAL DIMENSIONS



Type(EIA)	L	W	E1	E2	Р		Т
□2K096	0.9±0.05	0.6±0.05	0.23±0.10	0.125±0.075	0.45±0.05	Р	0.30±0.03 (0.012±0.001)
(0302)	(0.035±0.002)	(0.024±0.002)	(0.009±0.004)	(0.005±0.003)	(0.018±0.002)	K	0.45±0.05 (0.018±0.002)
						٧	0.5±0.05 (0.020±0.002)
□2K110 (0504)	1.37±0.07 (0.054±0.003)	1.00±0.08 (0.039±0.003)	0.36±0.10 (0.014±0.004)	0.2±0.10 (0.008±0.004)	0.64±0.10 (0.025±0.004)	В	0.60±0.06 (0.024±0.003)
						Α	0.80±0.08 (0.031±0.003)
□4K212 (0805)	2.00±0.10 (0.079±0.004)	1.25±0.10 (0.049±0.004)	0.25±0.10 (0.010±0.004)	0.25±0.15 (0.010±0.006)	0.50±0.10 (0.020±0.004)	D	0.85±0.10 (0.033±0.004)
□2K212 (0805)	2.00±0.10 (0.079±0.004)	1.25±0.10 (0.049±0.004)	0.50±0.20 (0.020±0.008)	0.25±0.15 (0.010±0.006)	1.00±0.10 (0.039±0.004)	D	0.85±0.10 (0.033±0.004)
	*			*		ι	Jnit:mm(inch)

概略バリエーション AVAILABLE CAPACITANCE RANGE

BJ/ X7R, BJ/ X5R																
	Type	0906	2連		1410 2連					2125	2連		2125	4連		
		□2k	(096			□2k	(110				□2K212 □4K212					
	Temp.Char	B/X5R	X5R		B/X7R		В/х	(5R	X5	īR	B/X5R	X5R	B/X7R	B/2	X5R	X5R
Cap	VDC	10V	6.3V	50V	25V	16V	25V	10V	10V	6.3V	25V	10V	16V	25V	10V	10V
[μF]	[pF:3digits]															
0.001	102			В												
0.0022	222			В												
0.0047	472			В												
0.01	103	Р			В											
0.022	223				В											
0.047	473		K			В										
0.1	104		Κ			В	В						D	D		
0.22	224		Κ					В							D	
0.47	474							Α							D	
1.0	105								Α	V	D					D
2.2	225									Α		D				

※グラフ記号は製品厚みを表します。 Letters in the table indicate thickness.

	Type	0906 2連	1410 2連
		□2K096	□2K110
	Temp.Char	CH / CG	CH / CG
Cap	VDC	25V	50V
[pF]	[pF:3digits]		
10	100	Р	В
12	120	Р	В
15	150	Р	В
18	180	Р	В
22	220	Р	В
27	270	Р	В
33	330	Р	В
39	390	Р	В
47	470	Р	В
56	560	Р	В

CH / C0H/CG(C0G)

※グラフ記号は製品厚みを表します。

680

820

101

68

82

100

Letters in the table indicate thickness.

温度特性コード		Tem	温度特性 perature characteri	stics		静電容量許容差[%]	tanδ(%)
Temp.char.Code		規格 e standard	温度範囲(℃) Temperature range	基準温度(℃) Ref. Temp.	静電容量変化率 Capacitance change	Capacitance tolerance	Dissipation factor
BJ	JIS	В	-25~+85	20	±10[%]	±10(K)	
DJ	EIA	X5R	−55∼+85	25	±15[%]	±20(M)	3.5, 5, 10 max.*
B7	EIA	X7R	-55~+125	25	±15[%]	±10(K)	
CH	JIS	CH	-55~+125	20	±60[ppm/℃]	±10(K)	0.1 max.**
СП	EIA	C0H	−55~+125	25	±60[ppm/°C]	±10(K)	U.I IIIax.
CG	JIS	CG	−55~+125	20	±30[ppm/°C]	±10(K)	0.1 max.**
UG	EIA	COG	-55~+125	25	±30[ppm/°C]		U.I IIIax.""

- *:アイテムによって異なります。アイテム一覧表を参照下さい。
- **:27pF以下 Q≥400+20·C 30pF以上 Q≥1000
- *: Different depending on the item. Please refer to the part numbers list for the differences.
- **: 27pF or over Q≥400+20 · C 30pF or over Q≧1000















アイテム一覧 PART NUMBERS

■ 0906TYPE(0302 case size) 2連タイプ(2 circuit type)

【温度特性 Temp.char. BJ:B/X5R】

定格電圧 Rated Voltage	形 名 Ordering code	EHS (Environmental Hazardous Substances)	公 称 静電容量 Capacitance 〔µF〕	温度特性 Temperature characteristics	tan δ Dissipation factor (%) Max.	実装条件 Soldering method R:リフロー Reflow soldering W: フロー Wave soldering	静電容量 許 容 差 Capacitance tolerance	厚み Thickness (mm) (inch)
10V	L2K096 BJ103□P	RoHS	0.01	B/X5R	-		±10%(K)	0.3±0.03 (0.012±0.001)
	J2K096 BJ473□K*	RoHS	0.047		5	R	±20% (M)	0.45-1-0.05
6.3V	J2K096 BJ104□K*	RoHS	0.1	X5R				0.45±0.05 (0.018±0.002)
	J2K096 BJ224MK*	RoHS	0.22		10		±20% (M)	(0.010±0.002)

【温度特性 Temp.char. CH:CH/COH】

定格電圧 Rated Voltage	形 名 Ordering code	Ì.	EHS Environmental Hazardous Substances)	公 称 静電容量 Capacitance 〔pF〕	温度特性 Temperature characteristics	tan δ Dissipation factor (%) Max.	実装条件 Soldering method R:リフロー Reflow soldering W: フロー Wave soldering	静電容量 許 容 差 Capacitance tolerance	厚み Thickness (mm) (inch)
	T2K096 △100FP		RoHS	10				±1pF(F)	
	T2K096 △120KP		RoHS	12		400+20·C			
	T2K096 △150KP		RoHS	15					l
	T2K096 △180KP		RoHS	18					
	T2K096 △220KP		RoHS	22					
	T2K096 △270KP		RoHS	27				±10%(K)	001000
25V	T2K096 △330KP		RoHS	33	CH(C0H)/ CG(C0G)		R		0.3±0.03 (0.012±0.001)
	T2K096 △390KP		RoHS	39	CG(COG)			±10%(K)	(0.012±0.001)
	T2K096 △470KP		RoHS	47					
	T2K096 △560KP		RoHS	56		1000(0.1%)			
T2 T2	T2K096 △680KP		RoHS	68					
	T2K096 △820KP		RoHS	82	7				
	T2K096 △101KP		RoHS	100					

形名の□には静電容量許容差記号が入ります。 □ Please specify the capacitance tolerance code.

^{*} 高温負荷試験の試験電圧は、定格電圧の 1.5 倍 *Test voltage of loading at high temperature test is 1.5 time of the rated voltage.

注:形名の△には温度特性が入ります。

 $[\]triangle$ Please specify the temperature characteristic code.

■ 1410TYPE(0504 case size) 2連タイプ(2 circuit type)

【温度特性 Temp.char. BJ:B/X5R】

定格電圧 Rated Voltage	形 名 Ordering code	EHS (Environmental Hazardous Substances)	公 称 静電容量 Capacitance 〔µF〕	温度特性 Temperature characteristics	tan δ Dissipation factor (%) Max.	実装条件 Soldering method R:リフロー Reflow soldering W: フロー Wave soldering	静電容量 許 容 差 Capacitance tolerance	厚み Thickness (mm) (inch)
	U2K110 BJ102□B	RoHS	0.001					
50V	U2K110 BJ222□B	RoHS	0.0022					
	U2K110 BJ472□B	RoHS	0.0047	B/X5R**	3.5			
	T2K110 BJ103□B	RoHS	0.01					0.6±0.06
25V	T2K110 BJ223□B	RoHS	0.022					(0.024±0.002)
	T2K110 BJ104□B	RoHS	0.1	B/X5R	5			(0.024±0.002)
16V	E2K110 BJ473□B	RoHS	0.047	B/X5R**	3.5		±10%(K)	
100	E2K110 BJ104 B	RoHS	0.1	D/ASK		R	±20%(M)	
	L2K110 BJ224□B	RoHS	0.22	B/X5R	5			
10V	L2K110 BJ474□A	RoHS	0.47	D/ASK				0.8±0.08
	L2K110 BJ105□A*	RoHS	1.0					(0.031±0.003)
6.3V J2	J2K110 BJ105□V*	RoHS	1.0	X5R	10			0.5±0.05 (0.02±0.002)
	J2K110 BJ225□A*	RoHS	2.2					0.8±0.08 (0.031±0.003)

^{**} 個別仕様の取交しにより、X7R 仕様に対応している場合があります。

【温度特性 Temp.char. B7:X7R】

定格電圧 Rated Voltage	形 名 Ordering code	EHS (Environmental Hazardous Substances)	公 称 静電容量 Capacitance 〔µF〕	温度特性 Temperature characteristics	tan δ Dissipation factor (%) Max.	実装条件 Soldering method R:リフロー Reflow soldering W: フロー Wave soldering	静電容量 許 容 差 Capacitance tolerance	厚み Thickness 〔mm〕 (inch)
	U2K110 B7 102□B	RoHS	0.001					
50V	U2K110 B7 222□B	RoHS	0.0022					
	U2K110 B7 472□B	RoHS	0.0047		3.5		±10%[K]	0.010.00
25V	T2K110 B7 103□B	RoHS	0.01	X7R	3.5	R	±10%(K)	0.6±0.06 (0.024±0.002)
25 V	T2K110 B7 223□B	RoHS	0.022				±2070 (IVI)	(0.024±0.002)
16V	E2K110 B7 473□B	RoHS	0.047	1				
100	E2K110 B7 104□B	RoHS	0.1		5			

【温度特性 Temp.char. CH:CH/COH】

定格電圧 Rated Voltage	形 名 Ordering code	EHS (Environmental Hazardous Substances)	公 称 静電容量 Capacitance 〔pF〕	温度特性 Temperature characteristics	tan δ Dissipation factor (%) Max.	実装条件 Soldering method R:リフロー Reflow soldering W: フロー Wave soldering	静電容量 許 容 差 Capacitance tolerance	厚み Thickness (mm) (inch)
	U2K110 △100FB	RoHS	10				±1pF(F)	
	U2K110 △120KB	RoHS	12					
	U2K110 △150KB	RoHS	15	CH(C0H)/	400+20·C			
	U2K110 △180KB	RoHS	18					
	U2K110 △220KB	RoHS	22					
	U2K110 △270KB	RoHS	27				tolerance	0.6±0.06
50V	U2K110 △330KB	RoHS	33	CG(C0G)		R		(0.024±0.002)
	U2K110 △390KB	RoHS	39	00(000)			±1070(K)	(0.024±0.002)
	U2K110 △470KB	RoHS	47					
	U2K110 △560KB	RoHS	56		1000(0.1%)			
L	U2K110 △680KB	RoHS	68					
	U2K110 △820KB	RoHS	82	7				
	U2K110 △101KB	RoHS	100					

^{**}We may provide X7R for some items according to the individual specification.

形名の□には静電容量許容差記号が入ります。 □ Please specify the capacitance tolerance code.

^{*} 高温負荷試験の試験電圧は、定格電圧の 1.5 倍 *Test voltage of loading at high temperature test is 1.5 time of the rated voltage.

注:形名の△には温度特性が入ります。

[△] Please specify the temperature characteristic code.

アイテム一覧 PART NUMBERS

■ 2012TYPE(0805 case size) 4連タイプ(4 circuit type)

【温度特性 Temp.char. BJ:B/X5R】

定格電圧 Rated Voltage	形 名 Ordering code	EHS (Environmental Hazardous Substances)	公 称 静電容量 Capacitance 〔µF〕	温度特性 Temperature characteristics	tan δ Dissipation factor (%) Max.	実装条件 Soldering method R:リフロー Reflow soldering W: フロー Wave soldering	静電容量 許 容 差 Capacitance tolerance	厚み Thickness 〔mm〕 (inch)
25V	T4K212 BJ104□D	RoHS	0.1	B/X5R				
16V	E4K212 BJ104□D	RoHS	0.1	B/X5R**	5		-1400((IV)	0.05 + 0.4
	L4K212 BJ224□D	RoHS	0.22	B/X5R	5	R	±10%(K) ±20%(M)	0.85±0.1 (0.033±0.004)
	L4K212 BJ474□D	RoHS	0.47	D/ASK			±20% (IVI)	(0.033±0.004)
	L4K212 BJ105□D*	RoHS	1	X5R	10			

^{**}個別仕様の取交しにより、X7R仕様に対応している場合があります。

【温度特性 Temp.char. B7:X7R】

定格電圧 Rated Voltage	形 名 Ordering code	EHS (Environmental Hazardous Substances)	公 称 静電容量 Capacitance 〔µF〕	温度特性 Temperature characteristics	tan δ Dissipation factor [%] Max.	実装条件 Soldering method R:リフロー Reflow soldering W: フロー Wave soldering	静電容量 許 容 差 Capacitance tolerance	厚み Thickness (mm) (inch)
16V	E4K212 B7 104□D	RoHS	0.1	X7R	5	R	±10%(K) ±20%(M)	0.85±0.1 (0.033±0.004)

■ 2012TYPE(0805 case size) 2連タイプ(2 circuit type)

【温度特性 Temp.char. BJ:B/X5R】

定格電圧 Rated Voltage	形 名 Ordering code	EHS (Environmental Hazardous Substances)	公 称 静電容量 Capacitance 〔µF〕	温度特性 Temperature characteristics	tan δ Dissipation factor [%] Max.	実装条件 Soldering method R:リフロー Reflow soldering W: フロー Wave soldering	静電容量 許 容 差 Capacitance tolerance	厚み Thickness 〔mm〕 (inch)
25V	T2K212 BJ105□D	RoHS	1.0	B/X5R	5	R	±10%(K) ±20%(M)	0.85±0.1
10V	L2K212 BJ225MD*	RoHS	2.2	X5R	10		±20%(M)	(0.033±0.004)


形名の□には静電容量許容差記号が入ります。 □ Please specify the capacitance tolerance code.


^{**}We may provide X7R for some items according to the individual specification.


^{*} 高温負荷試験の試験電圧は、定格電圧の 1.5 倍 *Test voltage of loading at high temperature test is 1.5 time of the rated voltage.


インピーダンス・ESR- 周波数特性例 Example of Impedance ESR vs. Frequency characteristics


・当社積層セラミックコンデンサ例 (Taiyo Yuden multilayer ceramic capacitor)























梱包 PACKAGING


①最小受注単位数 Minimum Quantity


■テーピング梱包 Taped packaging


形式(EIA) Type	製品厚み Thickness			数量 d quantity s]
.,,,,,	mm(inch)	code	紙テープ paper	エンボステープ Embossed tape
☐MK042 (01005)	0.2 (0.008)	С	15000	_
☐MK063(0201)	0.3 (0.012)	Р	15000	_
□2K096(0302)	0.3 (0.012)	Р	10000	
□2KU96(U3U2)	0.45 (0.018)	K	10000	_
□WK105(0204)	0.3 (0.012)	Р	10000	_
☐MK105(0402)	0.5 (0.000)	V, W	10000	
□VK105 (0402)	0.5 (0.020)	W	10000	_
	0.45 (0.018)	K	4000	_
☐MK107(0603)	0.5 (0.020)	V	_	4000
□WK107(0306)	0.0(0.004)	А	4000	
	0.8(0.031)	Z	4000	_
	0.5 (0.020)	V	4000	_
□2K110(0504)	0.8(0.031)	Α	4000	_
	0.6 (0.024)	В	4000	_
	0.45 (0.018)	К	4000	_
☐MK212(0805) ☐ ☐WK212(0508) ☐	0.85 (0.033)	D	4000	_
	1.25 (0.049)	G	_	3000
□4K212(0805)	0.85 (0.033)	D	4000	_
□2K212(0805)	0.85 (0.033)	D	4000	_
	0.85 (0.033)	D	4000	_
□MK316(1206)	1.15 (0.045)	F		2000
□WK316(0612)	1.25 (0.049)	G	-	3000
	1.6 (0.063)	L	_	2000
	0.85 (0.033)	D		
	1.15 (0.045)	F	1	0000
	1.5 (0.059)	Н	1 -	2000
□MK325(1210)	1.9 (0.075)	N		
	2.0max(0.079)	Y	_	2000
ļ	2.5 (0.098)	М	_	500,1000
MK432(1812)	2.5 (0.098)	М	1	500

②テーピング材質 Taping material 紙テープ Card board carrier tape

※プレスポケットタイプは、 ボトムテープ無し。







エンボステープ Embossed Tape


トップテープ


Top tape

送り穴

Sprocket hole


チップ挿入部






③バルクカセット Bulk Cassette

ベーステー Base tape





105, 107, 212形状で個別対応致しますのでお問い合せ下さい。 Please contact any of our offices for accepting your requirement according to dimensions 0402, 0603, 0805.(inch)

2.0±0.05


2.0±0.05

③テーピング寸法 Taping dimensions 紙テープ Paper Tape(8mm幅)(0.315inches wide)

4.0±0.1


Type		挿入部	挿入ピッチ	テープ厚み	
(EIA)		Cavity	Insertion Pitch	Tape Thickness	
(LIA)	Α	В	F	Т	T1
☐MK042(01005)	0.25	0.45	2.0±0.05	0.36max.	0.27max.
	(0.010)	(0.018)	(0.079±0.002)	(0.014)	(0.011)
☐MK063(0201)	0.37	0.67	2.0±0.05	0.45max.	0.42max.
	(0.016)	(0.027)	(0.079±0.002)	(0.018)	(0.017)
□WK105(0204)	0.65	1.15	2.0±0.05	0.45max	0.42max
	(0.026)	(0.045)	(0.079±0.002)	(0.018max)	(0.017max)

Unit: mm (inch)



T	チッフ	[°] 挿入部	挿入ピッチ	テープ厚み
Type (EIA)	Chip (Cavity	Insertion Pitch	Tape Thickness
(EIA)	Α	В	F	Т
	0.72	1.02	2.0±0.05	0.45max.(0.018max)
□2K096(0302)	(0.028)	(0.040)	(0.079±0.002)	0.6max.(0.024max)
☐MK105(0402)	0.65	1.15	2.0±0.05	0.8max.
□VK105(0402)	(0.026)	(0.045)	(0.079±0.002)	(0.031max.)


Unit: mm (inch)



_	チッフ	[°] 挿入部	挿入ピッチ	テープ厚み
Type	Chip Cavity		Insertion Pitch	Tape Thickness
(EIA)	Α	В	F	Т
☐MK107(0603)	1.0	1.8	4.0±0.1	1.1max.
□WK107(0306)	(0.039)	(0.071)	(0.157±0.004)	(0.043max.)
	1.15	1.55	4.0±0.1	1.0max.
□2K110 (0504)	(0.045)	(0.061)	(0.157±0.004)	(0.039max.)
☐MK212(0805)				
□WK212 (0508)	1.65	2.4		
□4K212(0805)	(0.065)	(0.094)	4.0±0.1	1.1max.
□2K212(0805)			(0.157±0.004)	(0.043max.)
☐MK316 (1206)	2.0	3.6		
□WK316(0612)	(0.079)	(0.142)		

Unit: mm (inch)


エンボステープ Embossed tape (8mm幅) (0.315inches wide)



チップ挿入部		挿入ピッチ	テーフ	プ厚み
Chip cavity		Insertion Pitch	Tape Th	ickness
Α	В	F	K	Т
1.0	1.8		1.3max.	0.25±0.1
(0.039)	(0.071)		(0.051max.)	(0.01±0.004)
1.65	2.4			
(0.065)	(0.094)	4.0±0.1		
2.0	3.6	(0.157±0.004)	3.4max.	0.6max.
(0.079)	(0.142)		(0.134max.)	(0.024max.)
2.8	3.6			
(0.110)	(0.142)			
	Chip (A 1.0 (0.039) 1.65 (0.065) 2.0 (0.079) 2.8	Chip cavity A B 1.0 1.8 (0.039) (0.071) 1.65 2.4 (0.065) (0.094) 2.0 3.6 (0.079) (0.142) 2.8 3.6	Chip cavity Insertion Pitch A B F 1.0 1.8 (0.039) (0.071) 1.65 2.4 (0.065) (0.094) 4.0±0.1 2.0 3.6 (0.157±0.004) (0.079) (0.142) 2.8 3.6	Chip cavity Insertion Pitch Tape Th A B F K 1.0 1.8 1.3max. (0.039) (0.071) 4.0±0.1 1.65 2.4 4.0±0.1 2.0 3.6 (0.157±0.004) (0.079) (0.142) 2.8 3.6


Unit: mm (inch)

エンボステープ Embossed tape (12mm幅) (0.472inches wide)




-	チップ挿入部		挿入ピッチ	テーフ	プ厚み
Type	Chip cavity		Insertion Pitch	Tape Th	ickness
(EIA)	А	В	F	K	Т
□MK432 (1812)	3.7 (0.146)	4.9 (0.193)	8.0±0.1 (0.315±0.004)		0.6max. (0.024max.)
Unit: mm (inch)					

④リーダー部/空部 Leader and Blank portion




⑤リール寸法 Reel size



⑥トップテープ強度 Top Tape Strength

トップテープのはがし力は下図矢印方向にて $0.1\sim0.7$ Nとなります。 The top tape requires a peel-off force of $0.1\sim0.7$ N in the direction of the arrow as illustrated below.



Multilayer Ceramic Capacitor Chips

			Specific	ed Value		
It	tem	Temperature Comp	pensating (Class 1)	High Permitivity (Class 2)		Test Methods and Remarks
		Standard	High Frequency Type	Standard Note1	High Value	
.Operating Range	Temperature	-55 to +125°C		BJ: -55 to +125°C F: -25 to +85°C	−25 to +85°C	High Capacitance Type BJ (X7R) : -55~+125°C, BJ (X5R) : -55~+85°1
	Temperature	-55 to +125°C		BJ: -55 to +125°C	-25 to +85°C	E (Y5U): -30~+85°C, F (Y5V): -30~+85° High Capacitance Type BJ (X7R): -55~+125°C, BJ (X5R): -55~+85°
Range				F: −25 to +85°C		E (Y5U): -30~+85°C, F (Y5V): -30~+85°
Rated Volta	ge	50VDC,25VDC, 16VDC	16VDC 50VDC	50VDC,25VDC	50VDC,35VDC,25VDC 16VDC,10VDC,6.3VDC 4DVC, 2.5VDC	
.Withstandin Between ter		No breakdown or damage	No abnormality	No breakdown or dama	· ·	Applied voltage: Rated voltage ×3 (Class 1) Rated voltage ×2.5 (Class 2) Duration: 1 to 5 sec. Charge/discharge current: 50mA max. (Class 1,2)
Insulation R	lesistance	10000 MΩ min.	l	500 MΩ μF. or 10000 smaller.	$M\Omega$., whichever is the	Applied voltage: Rated voltage Duration: 60±5 sec. Charge/discharge current: 50mA max.
6.Capacitance	e (Tolerance)	0.5 to 5 pF: ±0.25 pF 1 to 10 pF: ±0.5 pF 5 to 10 pF: ±1 pF 11 pF or over: ±5% ±10% 105TYPERA, SA, TA, UA only 0.5~2pF: ±0.1pF 2.2~20pF: ±5%	0.5 to 2 pF: ±0.1 pF 2.2 to 5.1 pF: ±5%	BJ: ±10%, ±20% F: +80% -20	BJ: ±10%, ±20% F: -20%/+80%	Measuring frequency : Class1 : 1MHz±10% (C≦1000pF) 1 k Hz±10% (C≤1000pF) 1 k Hz±10% (C≤1000pF) Class2 : 1 k Hz±10% (C≤10 μ F) 120Hz±10Hz (C>10 μ F) Note 4 Class1 : 0.5~5Vrms (C≤1000pF) 1±0.2Vrms (C>1000pF) Class2 : 1±0.2Vrms (C≤10 μ F) 0.5±0.1Vrms (C>10 μ F) Bias application: None
7.Q or Tangent (tan δ)	t of Loss Angle	Under 30 pF : Q≥400 + 20C 30 pF or over : Q≥1000 C= Nominal capacitance	Refer to detailed specification	BJ: 2.5% max. (50V, 25V) F: 5.0% max. (50V, 25V) Note 4	BJ: 2.5% max. F: 7% max. Note 4	Multilayer: Measuring frequency: Class1: $1MHz\pm10\%$ (C≤1000pF) $1kHz\pm10\%$ (C>1000pF) $1kHz\pm10\%$ (C≤1000pF) $120Hz\pm10\%$ (C≤10 μ F) $120Hz\pm10Hz$ (C>10 μ F) Measuring voltage: Note 4 Class1: $0.5\sim5Vrms$ (C≤1000pF) $1\pm0.2Vrms$ (C>1000pF) $1\pm0.2Vrms$ (C>10 μ F) $0.5\pm0.1Vrms$ (C>10 μ F) Bias application: None High—Frequency—Multilayer: Measuring frequency: $13Hz$ (C>10 $13Hz$ Measuring equipment: $13Hz$ Measuring ig: HP16192A
Temperature Characteristic of Capacitance	(Without voltage ap- plication)	CK: 0±250 CJ: 0±120 CH: 0±60 CG: 0±30 RH: -220±60 SK: -330±250 SJ: -330±120 SH: -470±250 TJ: -470±120 UK: -750±250 UJ: -750±120 SL: +350 to -1000 (ppm/C)	CH: 0±60 RH: -220±60 (ppm/°C)	BJ: ±10% (-25~85°C) F: +30% (-25~85°C) BJ (X7R): ±15% F (Y5V):+22%	BJ: ±10% (-25~+85°C) F:+30%/-80% (-25~+85°C) BJ(X7R, X5R): ±15% F(Y5V): +22%/-82%	According to JIS C 5102 clause 7.12. Temperature compensating: Measurement of capacitance at 20°C and 85°C shall be made to calculate temperature characteristic by the following equation. $ \frac{(C_{65}-C_{20})}{C_{20}\times \triangle T}\times 10^{6} \text{(ppm/°C)} $ High permittivity: Change of maximum capacitance deviation in step 1 to 5 Temperature at step 1: $\pm 20^{\circ}\text{C}$ Temperature at step 2: minimum operating temperature Temperature at step 3: $\pm 20^{\circ}\text{C}$ (Reference temperature Temperature at step 4: maximum operating temperature Temperature at step 5: $\pm 20^{\circ}\text{C}$ Reference temperature for X7R, X5R, Y5U and Y5V shall be $\pm 25^{\circ}\text{C}$
3.Resistance Substrate	to Flexure of	Appearance: No abnormality Capacitance change: Within ±5% or ±0.5 pF, whichever is larger.	Appearance: No abnormality Capacitance change: Within±0.5 pF	Appearance: No abnormality Capacitance change: BJ: Within ±12.5% F: Within ±30%		Warp: 1mm Testing board: glass epoxy—resin substrate Thickness: 1.6mm (063 TYPE: 0.8mm) The measurement shall be made with board in the bent position.

Multilayer Ceramic Capacitor Chips

		Specifie	ed Value		
Item	Temperature Comp	pensating (Class 1)	High Permitti	vity (Class 2)	Test Methods and Remarks
	Standard	High Frequency Type	Standard Note1	High Value	
10.Body Strength	_	No mechanical damage.	_	_	High Frequency Multilayer: Applied force: 5N Duration: 10 sec. Pressing jii Chip W L L W
11.Adhesion of Electrode	No separation or indicat	ion of separation of elect			Applied force: 5N Duration: 30±5 sec. (01005, 0201, 0302 TYPE 2N) Hooked jig R=05 Chip Cross-section
12.Solderability	At least 95% of termina	electrode is covered by	new solder.		Solder temperature: 230±5°C Duration: 4±1 sec.
13.Resistance to soldering	Appearance: No abnormality Capacitance change: Within ±2.5% or ±0.25pF, whichever is larger. Q: Initial value Insulation resistance: Initial value Withstanding voltage (between terminals): No abnormality	Appearance: No abnormality Capacitance change: Within ±2.5% Q: Initial value Insulation resistance: Initial value Withstanding voltage (between terminals): No abnormality	tan δ: Initial value Insulation resistance: In	Vithin ±7.5% (BJ) Vithin ±20% (F) Note 4	Preconditioning: Thermal treatment (at 150°C for 1 hr) (Applicable to Class 2.) Solder temperature: 270±5°C Duration: 3±0.5 sec. Preheating conditions: 80 to 100°C, 2 to 5 min. or 5 to 10 mir 150 to 200°C, 2 to 5 min. or 5 to 10 mir Recovery: Recovery for the following period under the standard condition after the test. 6~24 hrs (Class 1) 24±2 hrs (Class 2)
14.Thermal shock	Appearance: No abnormality Capacitance change: Within ±2.5% or ±0.25pF, whichever is larger. Q: Initial value Insulation resistance: Initial value Withstanding voltage (between terminals): No abnormality	Appearance: No abnormality Capacitance change: Within ±0.25pF Q: Initial value Insulation resistance: Initial value Withstanding voltage (between terminals): No abnormality	tan δ : Initial value Note 4 Insulation resistance: Initial value Withstanding voltage (between terminals): No abnormality		Preconditioning: Thermal treatment (at 150°C for 1 hr) (Applicable to Class 2.) Conditions for 1 cycle: Step 1: Minimum operating temperature $^{+0}_{-3}$ °C 30 ± 3 min Step 2: Room temperature 2 to 3 min Step 3: Maximum operating temperature $^{-0}_{+3}$ °C 30 ± 3 min Step 4: Room temperature 2 to 3 min Number of cycles: 5 times Recovery after the test: $6\sim$ 24 hrs (Class 1) $24\pm$ 2 hrs (Class 2)
15.Damp Heat (steady state)	Appearance: No abnormality Capacitance change: Within ±5% or ±0.5pF, whichever is larger. Q: C≥30 pF : Q≥350 $10 \le C < 30$ pF: Q≥ $275 + 2.5C$ $C < 10$ pF : Q≥200 + 10C C: Nominal capacitance Insulation resistance: $1000 \text{ M}\Omega$ min.	Appearance: No abnormality Capacitance change: Within ±0.5pF, Insulation resistance: 1000 MΩ min.	Appearance: No abnormality Capacitance change: BJ: Within $\pm 12.5\%$ F: Within $\pm 30\%$ tan δ : BJ: 5.0% max. F: 7.5% max. Note 4 Insulation resistance: $50~\mathrm{M}\Omega~\mu\mathrm{F}$ or $1000~\mathrm{M}\Omega$ whichever is smaller. Note 5	Appearance: No abnormality Capacitance change: BJ:Within $\pm 12.5\%$ Note 4 $\tan \delta$: BJ: 5.0% max. Note 4. F: 11.0% max. Insulation resistance: $50~\mathrm{M}\Omega~\mathrm{\mu}\mathrm{F}$ or $1000~\mathrm{M}\Omega$ whichever is smaller. Note 5	Multilayer: Preconditioning: Thermal treatment (at 150°C for 1 hr) (Applicable to Class 2.) Temperature: 40±2°C Humidity: 90 to 95% RH Duration: 500 +24 hrs Recovery: Recovery for the following period under th standard condition after the removal from test chamber. 6~24 hrs (Class 1) 24±2 hrs (Class 2) High—Frequency Multilayer: Temperature: 60±2°C Humidity: 90 to 95% RH Duration: 500 +24 hrs Recovery: Recovery for the following period under th standard condition after the removal from test chamber. 6~24 hrs (Class 1)

Multilayer Ceramic Capacitor Chips

		Specific	ed Value		
Item	Temperature Comp	Compensating (Class 1) High Permittivity		vity (Class 2)	Test Methods and Remarks
	Standard	High Frequency Type	Standard Note1	High Value	
16.Loading under Damp Heat	Appearance: No abnormality Capacitance change: Within ±7.5% or ± 0.75pF, whichever is larger. Q: C≧30 pF: Q≧200 C<30 pF: Q≧100 + 10C/3 C: Nominal capacitance Insulation resistance: 500 MΩ min.	Appearance: No abnormality Capacitance change: C≤2 pF: Within ±0.4 pF C>2 pF: Within ±0.75 pF C: Nominal capacitance Insulation resistance: 500 MΩ min.	Appearance: No abnormality Capacitance change: BJ: Within $\pm 12.5\%$ F: Within $\pm 30\%$ Note 4 tan δ : BJ: 5.0% max. F: 7.5% max. Note 4 Insulation resistance: $25~\mathrm{M}\Omega\mu\mathrm{F}$ or $500~\mathrm{M}\Omega$, whichever is the smaller. Note 5	Appearance: No abnormality Capacitance change: BJ: Within $\pm 12.5\%$ F: Within $\pm 30\%$ Note 4 tan δ : BJ: 5.0% max. F: 11% max. Note 4 Insulation resistance: $25~\text{M}\Omega\mu\text{F}$ or $500~\text{M}\Omega$, whichever is the smaller. Note 5	According to JIS C 5102 Clause 9. 9. Multilayer: Preconditioning: Voltage treatment (Class 2) Temperature: 40±2°C Humidity: 90 to 95% RH Duration: 500 +2⁴hrs Applied voltage: Rated voltage Charge and discharge current: 50mA max. (Class 1,2) Recovery: Recovery for the following period under the standard condition after the removal from test chamber. 6~24 hrs (Class 1) 24±2 hrs (Class 1) 24±2 hrs (Class 2) High—Frequency Multilayer: Temperature: 60±2°C Humidity: 90 to 95% RH Duration: 500 +2⁴hrs Applied voltage: Rated voltage Charge and discharge current: 50mA max. Recovery: 6~24 hrs of recovery under the standard condition after the removal from test chamber.
17.Loading at High Temperature	Appearance: No abnormality Capacitance change: Within $\pm 3\%$ or ± 0.3 pF, whichever is larger. Q: C ≥ 30 pF : Q ≥ 25 5 + 2.5C C < 10 pF: Q ≥ 200 + 10C C: Nominal capacitance Insulation resistance: 1000 M Ω min.	Appearance: No abnormality Capacitance change: Within $\pm 3\%$ or \pm 0.3pF, whichever is larger. Insulation resistance: 1000 M Ω min.	Appearance: No abnormality Capacitance change: BJ: Within $\pm 12.5\%$ F: Within $\pm 30\%$ Note 4 tan δ : BJ: 4.0% max. F: 7.5% max. Note 4 Insulation resistance: $50~\mathrm{M}\Omega~\mu~\mathrm{F}$ or $1000~\mathrm{M}\Omega$, whichever is smaller. Note 5	Appearance: No abnormality Capacitance change: BJ: Within $\pm 12.5\%$ Within $\pm 20\% \%\%$ Within $\pm 25\% \%\%$ F: Within $\pm 30\%$ Note 4 $\tan \delta$: BJ: 5.0% max. F: 11% max. Note 4 Insulation resistance: $50\ M\Omega \mu F$ or $1000\ M\Omega$, whichever is smaller. Note 5	According to JIS C 5102 clause 9.10. Multilayer: Preconditioning: Voltage treatment (Class 2) Temperature:125±3°C (Class 1, Class 2: B, BJ (X7R)) 85±2°C (Class 2: BJ,F) Duration: 1000_0^+48, Applied voltage: Rated voltage×2 Note 6 Recovery: Recovery for the following period under the standard condition after the removal from test chamber. 6~24 hrs (Class 1) 24±2 hrs (Class 1) 24±2 hrs (Class 2) High—Frequency Multilayer: Temperature: 125±3°C (Class 1) Duration: 1000_4^+48 hrs Applied voltage: Rated voltage×2 Recovery: 6~24 hrs of recovery under the standard condition after the removal from test chamber.

Note 1 :For 105 type, specified in "High value".

Note 2 :Thermal treatment (Multilayer): 1 hr of thermal treatment at 150 +0 /- 10 °C followed by 24±2 hrs of recovery under the standard condition shall be performed before the measurement.

Note 3 :Voltage treatment (Multilayer): 1 hr of voltage treatment and voltage for testing followed by 24±2 hrs of recovery under the standard condition shall be performed before the measurement.

Note 4, 5 :The figure indicates typical inspection. Please refer to individual specifications.

Note 6 :Some of the parts are applicable in rated voltage × 1.5. Please refer to individual specifications.

Note on standard condition: "standard condition" referred to herein is defined as follows: 5 to 35°C of temperature, 45 to 85% relative humidity, and 86 to 106kPa of air pressure.

When there are questions concerning measurement results: In order to provide correlation data, the test shall be conducted under condition of 20±2°C of temperature, 60 to 70% relative humidity, and 86 to 106kPa of air pressure. Unless otherwise specified, all the tests are conducted under the "standard condition."

Stages	Precautions	Technical considerations
1.Circuit Design	Verification of operating environment, electrical rating and performance 1. A malfunction in medical equipment, spacecraft, nuclear reactors, etc. may cause serious harm to human life or have severe social ramifications. As such, any capacitors to be used in such equipment may require higher safety and/or reliability considerations and should be clearly differentiated from components used in general purpose applications. Operating Voltage (Verification of Rated voltage)	
	1. The operating voltage for capacitors must always be lower than their rated values. If an AC voltage is loaded on a DC voltage, the sum of the two peak voltages should be lower than the rated value of the capacitor chosen. For a circuit where both an AC and a pulse voltage may be present, the sum of their peak voltages should also be lower than the capacitor's rated voltage. 2. Even if the applied voltage is lower than the rated value, the reliability of capacitors might be reduced if either a high frequency AC voltage or a pulse voltage having rapid rise time is present in the circuit.	
2.PCB Design	Pattern configurations (Design of Land-patterns) 1. When capacitors are mounted on a PCB, the amount of solder used (size of fillet) can directly affect capacitor performance. Therefore, the following items must be carefully considered in the design of solder land patterns: (1) The amount of solder applied can affect the ability of chips to withstand mechanical stresses which may lead to breaking or cracking. Therefore, when designing land-patterns it is necessary to consider the appropriate size and configuration of the solder pads which in turn determines the amount of solder necessary to form the fillets. (2) When more than one part is jointly soldered onto the same land or pad, the pad must be designed so that each component's soldering point is separated by solder-resist.	1.The following diagrams and tables show some examples of recommended patterns to prevent excessive solder amourts. (larger fillets which extend above the component end terminations) Examples of improper pattern designs are also shown. (1) Recommended land dimensions for a typical chip capacitor land patterns for PCBs Land pattern Chip capacitor Chip capacitor Chip capacitor Chip capacitor Solder-resist Chip capacitor Chip capacitor Chip capacitor Solder-resist Chip capacitor W N Recommended land dimensions for wave-soldering (unit: mm) Type 107 212 316 325 L 1.6 2.0 3.2 3.2 W 0.8 1.25 1.6 2.5 A 0.8~1.0 1.0~1.4 1.8~2.5 1.8~2.5 B 0.5~0.8 0.8~1.5 0.8~1.7 0.8~1.7 C 0.6~0.8 0.9~1.2 1.2~1.6 1.8~2.5
		Type

Stages	Precautions	Technical considerations
		LWDC Recommended land dimensions for reflow-soldering
		Type 105 107 212 316 W 1.0 1.6 2.0 3.2 U 0.52 0.8 1.25 1.6 A 0.18~0.22 0.25~0.3 0.5~0.7 0.8~1.0
		B 0.2~0.25 0.3~0.4 0.4~0.5 0.4~0.5 C 0.9~1.1 1.5~1.7 1.9~2.1 3.0~3.4 (unit: mm)
2.PCB Design		(2) Examples of good and bad solder application
		Items Not recommended Recommended
		Mixed mounting of SMD and leaded components
		Component placement close to the chassis
		Hand-soldering of leaded components near mounted components
		Horizontal component placement
	Pattern configurations (Capacitor layout on panelized [breakaway] PC boards) 1. After capacitors have been mounted on the boards, chips	1-1. The following are examples of good and bad capacitor layout; SMD capacitors should be located to minimize any possible mechanical stresses from board warp or deflection.
	can be subjected to mechanical stresses in subsequent	Not recommended Recommended
	manufacturing processes (PCB cutting, board inspection, mounting of additional parts, assembly into the chassis, wave soldering the reflow soldered boards etc.) For this reason, planning pattern configurations and the position of SMD capacitors should be carefully performed to minimize stress.	Deflection of the board Deflection of the board Deflection of the mechanical stresses that are articipated.
		1-2. To layout the capacitors for the breakaway PC board, it should be noted that the amount of mechanical stresses given will vary depending on capacitor layout. The example below shows recommendations for better design.
		Perforation C D D D D D D D D D D D D D D D D D D
		Magnitude of stress A>B = C>D>E 1-3. When breaking PC boards along their perforations, the amount of mechanical stress on the capacitors can vary according to the method used. The following methods are listed in order from least stressful to most stressful: push-back, slit, V-grooving, and perforation. Thus, any ideal SMD capacitor layout must also consider the PCB splitting procedure.

Stages	Precautions		Technical considera	ations
3.Considerations for automatic placement	Adjustment of mounting machine 1. Excessive impact load should not be imposed on the capacitors when mounting onto the PC boards. 2. The maintenance and inspection of the mounters should be conducted periodically.	capacitors, caus before lowering (1) The lower limit PC board after c (2) The pick-up pr (3) To reduce the nozzle, supporti	sing damage. To avoid this, the for the pick-up nozzle: t of the pick-up nozzle should be correcting for deflection of the bo- essure should be adjusted betwee amount of deflection of the boa	en 1 and 3 N static loads. rd caused by impact of the pick-up be used under the PC board. The fol-
			Not recommended	Recommended
		Single-sided mounting	Cracks	Supporting pin—
		Double-sided mounting	Solder peeling Cracks	Supporting pin
		cracking of the o	capacitors because of mechanicating of the width between the align	e nozzle height can cause chipping or al impact on the capacitors. To avoid ment pin in the stopped position, and in should be conducted periodically.
	Selection of Adhesives 1. Mounting capacitors with adhesives in preliminary assembly, before the soldering stage, may lead to degraded capacitor characteristics unless the following factors are appropriately checked; the size of land patterns, type of adhesive, amount applied, hardening temperature and hardening period. Therefore, it is imperative to consult the manufacturer of the adhesives on proper usage and amounts of adhesive to use.	the shrinkage pustresses on the adhesive applied lowing precaution. (1) Required adhesives and the adhesive shring & solder production. The adhesive shring adhesive shring adhesive shring adhesive shring. The adhesive shring.	ercentage of the adhesive and capacitors and lead to crackin d to the board may adversely afferons should be noted in the applications should be noted in the applications should be strong enough to hold piccess. Include have sufficient strength at he anould have sufficient strength at he anould have good coating and thic anould harden rapidly used noted harden rapidly used noted have excellent insulation chapacity and have excellent insulation chapacity and have noted amount of adhesives is as for a 212/316 case sizes to 3.3 mm and 100 ~120 Adhesives should not a 212/316 case sizes to 3.3 mm and 100 ~120 Adhesives should not a 212/316 case sizes to 3.3 mm and 3.5 mm and 3.	parts on the board during the mountaigh temperatures. kness consistency. ad shelf life. aracteristics. nission of toxic gasses. bllows; s as examples min 0 µm
				cc

Stages	Precautions	Technical considerations
Soldering	Selection of Flux 1. Since flux may have a significant effect on the performance of capacitors, it is necessary to verify the following conditions prior to use; (1) Flux used should be with less than or equal to 0.1 wt% (equivelent to chroline) of halogenated content. Flux having a strong acidity content should not be applied. (2) When soldering capacitors on the board, the amount of flux applied should be controlled at the optimum level. (3) When using water-soluble flux, special care should be taken to properly clean the boards.	 1-1. When too much halogenated substance (Chlorine, etc.) content is used to activate the flux, or highly acidic flux is used, an excessive amount of residue after soldering may lead to corrosion of the terminal electrodes or degradation of insulation resistance on the surface of the capacitors. 1-2. Flux is used to increase solderability in flow soldering, but if too much is applied, a large amount of flux gas may be emitted and may detrimentally affect solderability. To minimize the amount of flux applied, it is recommended to use a flux-bubbling system. 1-3. Since the residue of water-soluble flux is easily dissolved by water content in the air, the residue on the surface of capacitors in high humidity conditions may cause a degradation of insulation resistance and therefore affect the reliability of the components. The cleaning methods and the capability of the machines used should also be considered carefully when selecting water-soluble flux.
	Soldering Temperature, time, amount of solder, etc. are specified in accordance with the following recommended conditions.	1-1. Preheating when soldering Heating: Ceramic chip components should be preheated to within 100 to 130°C of th soldering. Cooling: The temperature difference between the components and cleaning process should not be greater than 100°C. Ceramic chip capacitors are susceptible to thermal shock when exposed to rapid or concentrated heating or rapid cooling. Therefore, the soldering process must be conducted witt great care so as to prevent malfunction of the components due to excessive thermal shock.
	Sn-Zn solder paste can affect MLCC reliability performance. Please contact us prior to usage.	Recommended conditions for soldering [Reflow soldering] Temperature profile Temperature (°C) Peak 280°C max 10 sec max 10 sec max Peak 280°C max 10 sec max Within 10 seconds Coardination The ideal condition is to have solder mass (fillet) controlled to 1/2 to 1/3 of the thickness of the capacitor, as shown below:
		2. Because excessive dwell times can detrimentally affect solderability, soldering du ration should be kept as close to recommended times as possible. [Wave soldering] Temperature profile Temperature (°C) (Pb free soldering)
		Temperature 230°C 250°C 250°C 200 Peak 260°C max
		Caution 1. Make sure the capacitors are preheated sufficiently. 2. The temperature difference between the capacitor and melted solder should not be greater than 100 to 130°C 3. Cooling after soldering should be as gradual as possible. 4. Wave soldering must not be applied to the capacitors designated as for reflow soldering only.

Stages	Precautions	Technical considerations
4. Soldering		[Hand soldering] Temperature profile Temperature (*C) (Pb free soldering 400 400 400 400 400 400 400 400 400 40
5.Cleaning	Cleaning conditions 1. When cleaning the PC board after the capacitors are all mounted, select the appropriate cleaning solution according to the type of flux used and purpose of the cleaning (e.g. to remove soldering flux or other materials from the production process.) 2. Cleaning conditions should be determined after verifying, through a test run, that the cleaning process does not affect the capacitor's characteristics.	1. The use of inappropriate solutions can cause foreign substances such as flux residue to adhere to the capacitor or deteriorate the capacitor's outer coating, resulting in a degradation of the capacitor's electrical properties (especially insulation resistance). 2. Inappropriate cleaning conditions (insufficient or excessive cleaning) may detrimentally affect the performance of the capacitors. (1) Excessive cleaning In the case of ultrasonic cleaning, too much power output can cause excessive vibration of the PC board which may lead to the cracking of the capacitor or the soldered portion, or decrease the terminal electrodes' strength. Thus the following conditions should be carefully checked; Ultrasonic output Below 20 W/ & Ultrasonic frequency Below 40 kHz Ultrasonic washing period 5 min. or less
6.Post cleaning processes	1. With some type of resins a decomposition gas or chemical reaction vapor may remain inside the resin during the hardening period or while left under normal storage conditions resulting in the deterioration of the capacitor's performance. 2. When a resin's hardening temperature is higher than the capacitor's operating temperature, the stresses generated by the excess heat may lead to capacitor damage or destruction. The use of such resins, molding materials etc. is not recommended.	
7.Handling	Breakaway PC boards (splitting along perforations) 1. When splitting the PC board after mounting capacitors and other components, care is required so as not to give any stresses of deflection or twisting to the board. 2. Board separation should not be done manually, but by using the appropriate devices. Mechanical considerations 1. Be careful not to subject the capacitors to excessive mechanical shocks. (1) If ceramic capacitors are dropped onto the floor or a hard surface, they should not be used. (2) When handling the mounted boards, be careful that the mounted components do not come in contact with or bump against other boards or components.	

Stages	Precautions	Technical considerations
8.Storage conditions	1. To maintain the solderability of terminal electrodes and to keep the packaging material in good condition, care must be taken to control temperature and humidity in the storage area. Humidity should especially be kept as low as possible. Recommended conditions Ambient temperature Below 30°C Humidity Below 70% RH The ambient temperature must be kept below 40°C. Even under ideal storage conditions capacitor electrode solderability decreases as time passes, so should be used within 6 months from the time of delivery. Ceramic chip capacitors should be kept where no chlorine or sulfur exists in the air. 2. The capacitance value of high dielectric constant capacitors (type 2 &3) will gradually decrease with the passage of time, so this should be taken into consideration in the circuit design. If such a capacitance reduction occurs, a heat treatment of 150°C for 1hour will return the capacitance to its initial level.	If the parts are stored in a high temperature and humidity environment, problems such as reduced solderability caused by oxidation of terminal electrodes and deterioration of taping/packaging materials may take place. For this reason, components should be used within 6 months from the time of delivery. If exceeding the above period, please check solderability before using the capacitors.