



Z08617

NMOS Z8[®] 8-BIT MCU KEYBOARD CONTROLLER

FEATURES

- Low Power Consumption - 750 mW
- 32 Input/Output Lines
- Digital Inputs NMOS Levels with Internal Pull-Up Resistors
- 4 Kbytes ROM
- Four Direct Connect LED Drive Pins
- 124 Bytes of RAM
- Hardware Watch-Dog Timer (WDT)
- Two Programmable 8-Bit Counter/Timers, Each with 6-Bit Programmable Prescaler
- Six Vectored, Priority Interrupts from Six Different Sources
- On-Chip RC Oscillator
- Clock Frequency: Up to 5MHz
- Low EMI Emission

GENERAL DESCRIPTION

The Z08617 Keyboard Controller is a member of the Z8[®] single-chip microcontroller family with 4 Kbytes of ROM. The device is housed in a 40-pin DIP package, and is manufactured in NMOS technology. The Z08617 microcontroller offers fast execution, efficient use of memory, sophisticated interrupt, input/output bit-manipulation capabilities, and easy hardware/software system expansion along with low cost and low power consumption.

The Z08617 architecture is characterized by a flexible I/O scheme, an efficient register, I/O, and a number of ancillary features that are useful in many industrial and advanced scientific applications.

For applications which demand powerful I/O capabilities, the Z08617 provides 32 pins dedicated to input and output. These lines are grouped into four ports, each port consists of 8 lines, and are configurable under software control to provide timing, status signals, and serial or parallel I/O ports.

The Z08617 offers low EMI emission which is achieved by means of several modifications in the output drivers and clock circuitry of the device.

There are two basic address spaces which are available to support this wide range of configurations: Program Memory and 124 General-Purpose Registers.

The Z08617 offers two on-chip counter/timers with a large number of user-selectable modes. This unburdens the program from coping with real-time problems such as counting/timing (Figure 1).

Notes:

All Signals with a preceding front slash, "/", are active Low, e.g., /B/W (WORD is active Low); /B/W (BYTE is active Low, only).

Power connections follow conventional descriptions below:

Connection	Circuit	Device
Power	V _{CC}	V _{DD}
Ground	GND	V _{SS}

GENERAL DESCRIPTION (Continued)





Figure 1. Z08617 Functional Block Diagram

PIN IDENTIFICATION



Note:

- * Pin 8 is connected to the chip, although used only for testing. This pin **must** float. Pin 7 is a test pin and **must** be grounded.

Figure 2. 40-Pin DIP Pin Configuration

Table 1. 40-Pin DIP Pin Identification

Pin #	Symbol	Function	Direction	Pin #	Symbol	Function	Direction
1	V _{CC}	Power Supply	Input	11	GND	Ground	
2	CLK Out	Clock Out	Output	12	P32	Port 3, Pin 2	Input
3	RC In	Z8 Clock	Input	13-20	P07-P00	Port 0, Pins 0,1,2,3,4,5,6,7	In/Output
4	P37	Port 3, Pin 7	Output	21-28	P17-P10	Port 1, Pins 0,1,2,3,4,5,6,7	In/Output
5	P30	Port 3, Pin 0	Input	29	P34	Port 3, Pin 4	Output
6	/RESET	Reset	Input	30	P33	Port 3, Pin 3	Input
*7	GND	Ground		31-38	P27-P20	Port 2, Pins 0,1,2,3,4,5,6,7	In/Output
*8	N/C	Not Connected		34-38	P24-P20	Port 2, Pins 0, 1, 2, 3, 4	In/Output
9	/WDTOUT	Watch-Dog Timer	Output	39	P31	Port 3, Pin 1	Input
10	P35	Port 3, Pin 5	Output	40	P36	Port 3, Pin 6	Output

ABSOLUTE MAXIMUM RATINGS

Symbol	Description	Min	Max	Units
V_{CC}	Supply Voltage*	-0.3	+7.0	V
T_{STG}	Storage Temp	-65	+150	C
T_A	Oper Ambient Temp	†	†	

Notes:

* Voltage on all pins with respect to GND.

† See ordering information

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

STANDARD TEST CONDITIONS

The characteristics listed here apply for standard test conditions as noted. All voltages are referenced to GND. Positive current flows into the referenced pin (Figure 17).




Figure 17. Test Load Diagram

STANDARD TEST CONDITIONS

$T_A = 25^\circ\text{C}$, $V_{CC} = \text{GND} = 0\text{V}$, $f = 1.0 \text{ MHz}$, unmeasured pins returned to ground.

Parameter	Max
Input capacitance	12 pF
Output capacitance	12 pF
I/O capacitance	12 pF

DC CHARACTERISTICS

$V_{CC} = 4.75V$ to $5.25V$ @ $0^{\circ}C$ to $-55^{\circ}C$

Sym	Parameter	Min	Max	Typ*	Unit	Condition
V_{IH}	Input High Voltage	2.0	V_{CC}		V	
V_{IL}	Input Low Voltage	-0.3	0.8		V	
V_{RH}	Reset Input High Voltage	3.8	V_{CC}		V	
V_{RL}	Reset Input Low Voltage	-0.3	0.8		V	
V_{OH}	Output High Voltage	2.0			V	$I_{OH} = -250 \mu A$ (Port 2 only)
	Output High Voltage	2.4			V	$I_{OH} = -250 \mu A$ (Port 3 only)
V_{OL}	Output Low Voltage		0.8		V	$I_{OL} = 10.0$ mA (See note [1] below.)
I_{IL}	Input Leakage	-10	10		μA	$V_{IN} = 0V, 5.25V$ (See note [3] below.)
I_{OL}	Output Leakage	-10	10		μA	$V_{IN} = 0V, 5.25V$ (See note [2] below.)
I_{IR}	Reset Input Current	-335	-775	-477	μA	$V_{IN} = 0V, 5.25V$
I_{R1}	Input Current	-335	-775		μA	Pull-up resistor=10.4 Kohms, $V_{IN}=0.0V$
I_{R2}	Input Current	-1.6	-2.9		mA	Pull-up resistor = 2.4 Kohms, $V_{IN}=0.0V$
I_{CC}	V_{CC} Supply Current		160		mA	
WDT	Watch-Dog Timer		2.0		mA	$V_{OL}=0.4$ Volt

Notes:

* Typical @ $25^{\circ}C$


- [1] Ports P37-P34 may be used to sink 12 mA. These may be used for LEDs or as general-purpose outputs requiring high sink current.
- [2] P00-P07, P10-P17, P20-P25, P30-P33 as output mode open-drain as a logic one.
- [3] P00-P07, P10-P17, P20-P25, P30-P33 as output mode open-drain as a logic one.

PIN FUNCTIONS


RCIN This pin is connected between a precision resistor on the power supply from the precision RC Oscillator.

CLK Out This pin is the system clock of the Z8 and runs at the frequency of the RC Oscillator. Any load on this pin will effect the RC Oscillator frequency.

Port 0 (P07-P00). Port 0 is an 8-bit, nibble programmable, bi-directional, NMOS compatible I/O port. These eight I/O lines can be configured under software control as a nibble input port, or as a nibble open-drain output port. When used as an I/O port, inputs are standard NMOS (Figure 5). Port P03-P00 has 10.4 Kohms ($\pm 35\%$) pull-up resistors when configured as inputs.



(a) Port P00-P03



(b) Port P04-P07




Figure 5. Port 0 Configuration

PIN FUNCTIONS (Continued)

Port 1 (P17-P10). Port 1 is an 8-bit, byte programmable, bidirectional, NMOS compatible I/O port. These eight I/O lines are configured under software control program as a

byte input port or as an open-drain output port. When used as an I/O port, inputs are standard NMOS (Figure 6).




Figure 6. Port 1 Configuration

Port 2 (P27-P20). Port 2 is an 8-bit, bit programmable, bi-directional, NMOS compatible I/O port. These eight I/O lines are configured under the software control program for I/O. Port 2 can be programmed as bit-by-bit independently, as input or output, or configured to provide open-

drain outputs (Figure 7). P26 and P27 have 2.4 Kohms ($\pm 25\%$) pull-up resistors and are capable of sourcing 2.4 mA. P24 and P25 have 10.4 Kohms ($\pm 35\%$) pull-up resistors when configured as inputs.




Figure 7. Port 2 Configuration

PIN FUNCTIONS (Continued)

Port 3 (P37-P30). Port 3 is an 8-bit, NMOS compatible four-fixed-input and four-fixed-output I/O port. These eight I/O lines have four-fixed-input (P33-P30) and four-fixed-output (P37-P34) ports. Port 3 inputs have 10.4 Kohms ($\pm 35\%$) pull-up resistors and port 3 outputs are capable of driving up to four LEDs.

Port 3 is configured under software control to provide the following control functions: four external interrupt request signals (IRQ3-IRQ0); timer input and output

signals (T_{IN} and T_{OUT} - Figure 8).

/RESET (input, active Low). When activated, /RESET initializes the Z08617. When /RESET is deactivated, program execution begins from the internal program location at 000CH. Reset pin has a 10.4 Kohms pull-up resistor. Once this pin is pulled Low, it takes about 150 ms for microcon-troller initialization.






Figure 8. Port 3 Configuration

FUNCTIONAL DESCRIPTION

The device incorporates special functions to enhance Zilog's Z8 applications as a keyboard controller, scientific research and advanced technologies applications.

Program Memory. The 16-bit program counter addresses 4 Kbytes of program memory space at internal locations (Figure 9).

The first 12 bytes of program memory are reserved for the interrupt vectors. These locations have six 16-bit vectors that correspond to the six available interrupts.

Byte 12 to byte 4095 consists of on-chip, mask programmed ROM. Addresses 4096 and greater are reserved.




Figure 9. Program Memory Map

FUNCTIONAL DESCRIPTION (Continued)

Register File. The register file (Figure 10) consists of four I/O port registers, 124 general-purpose registers and 16 control and status registers (R3-R0, R127-R4, and R255-R240, respectively). The instructions can access registers directly or indirectly through an 8-bit address field. This allows short, 4-bit register addressing using the Register

Pointer (Figure 11). In the 4-bit mode, the register file is divided into nine working-register groups, each occupying 16 continuous locations. The Register Pointer addresses the starting location of the active working-register group.

LOCATION		IDENTIFIERS
R255	Stack Pointer (Bits 7-0)	SPL
R254	General-Purpose Register (Bits 7-0)	GPR
R253	Register Pointer	RP
R252	Program Control Flags	FLAGS
R251	Interrupt Mask Register	IMR
R250	Interrupt Request Register	IRQ
R249	Interrupt Priority Register	IPR
R248	Ports 1-0 Mode	P01M
R247	Port 3 Mode	P3M
R246	Port 2 Mode	P2M
R245	T0 Prescaler	PREQ
R244	Timer/Counter0	T0
R243	T1 Prescaler	PRE1
R242	Timer/Counter1	T1
R241	Timer Mode	TMR
R240	Reserved	
	Not Implemented	
R127	General-Purpose Registers	
R4		
R3	Port 3	P3
R2	Port 2	P2
R1	Port 1	P1
R0	Port 0	P0

Figure 10. Register File Configuration




Figure 11. Register Pointer Configuration

Stack. The Z08617 internal register files are used for the stack. An 8-bit Stack Pointer (R255) is used for the internal stack that resides within the 124 general-purpose registers.

Counter/Timers. There are two 8-bit programmable counter/timers (T0-T1), each driven by its own 6-bit programmable prescaler. The T1 prescaler can be driven by internal or external clock sources, however, the T0 prescaler is driven by the internal clock only (Figure 12).

The 6-bit prescalers can further divide the input frequency of the clock source by any integer number from 1 to 64. Each prescaler drives its own counter, which decrements the value (1 to 256) that has been loaded into the counter. When both the counter and prescaler reach the end of count, a timer interrupt request, IRQ4 (T0) or IRQ5 (T1), is generated.

The counter can be programmed to start, stop, restart to continue, or restart from the initial value. The counters can also be programmed to stop upon reaching zero (single pass mode) or to automatically reload the initial value and continue counting (modulo-n continuous mode).

The counters, but not the prescalers, are read at any time without disturbing their value or count mode. The clock source for T1 is user-definable and are either the internal microprocessor clock divided by four, or an external signal input through Port 3. The Timer Mode register configures the external timer input as an external clock, a trigger input that can be retriggerable or non-triggerable, or as a gate input for the internal clock. The counter/timers can be programmable cascaded by connecting the T0 output to the input of T1. Port 3 lines P36 also serves as a timer output (T_{OUT}) through which T0, T1 or the internal clock are output.




Figure 12. Counter/Timers Block Diagram

FUNCTIONAL DESCRIPTION (Continued)

Interrupts. The Z08617 has six different interrupts from six different sources. These interrupts are maskable and prioritized (Figure 13). The six sources are divided as follows: four sources are claimed by Port 3 lines P33-P30, and two are claimed by the counter/timers. The Interrupt Masked Register globally or individually enables or disables the six interrupts requests.

When more than one interrupt is pending, priorities are resolved by a programmable priority encoder that is controlled by the Interrupt Priority register. All interrupts are vectored through locations in the program memory. When an interrupt machine cycle is activated an

interrupt request is granted. This disables all of the subsequent interrupts, saves the Program Counter and status flags, and then branches to the program memory vector location reserved for that interrupt. This memory location and the next byte contain the 16-bit address of the interrupt service routine for that particular interrupt request.

To accommodate polled interrupt systems, interrupt inputs are masked and the interrupt request register is polled to determine which of the interrupt request needs service.




Figure 13. Interrupt Block Diagram

RC Oscillator. The Z08617 provides an internal capacitor to accommodate an RC oscillator configuration. A 1% precision resistor is necessary to achieve $\pm 10\%$ accurate frequency oscillation.

EMI. The Z08617 offers low EMI emission due to circuit modifications to improve EMI performance. The internal divide-by-two circuit has been removed to improve EMI performance.




Figure 14. Oscillator Configuration

FUNCTIONAL DESCRIPTION (Continued)

Watch-Dog Timer. The Z08617 is equipped with a hardware Watch-Dog Timer which will be turned on automatically by power-on (Figure 15). The Watch-Dog Timer must be refreshed at least once every 50 ms by executing the instruction WDT (Opcode = %5F), otherwise the Z08617 will reset itself if /WDTOUT pin 9 is connected to /RESET (Pin 6). Figure 16 shows the block diagram of WDT.

The Watch-Dog Timer is automatically enabled upon power-up of the microcontroller and /RESET going High. The /WDTOUT pin can be connected to the /RESET pin to provide an automatic reset upon WDT time-out.

During WDT time-out, the /WDTOUT pin goes Low for approximately 8-15 μ s.

WDT Hot Bit. Bit 7 of the Interrupt Request Register (IRR register FAH) determines whether a hot start or cold start occurred. A cold start is defined as a reset occurring from the power-up of the Z08617 (bit 7 is set to zero upon power-up). A hot start occurs when a WDT time-out has occurred (bit 7 is set to 1). Bit 7 of the IRQ register is read-only and is automatically reset to 0 when accessed.

Power-On Reset. Upon power-up of the microcontroller, a reset condition is enabled. A delay of 150 ms \pm 20% is used to assist in initializing the microcontroller.




Figure 15. WDT Turn-On Timing After Reset




Figure 16. WDT Block Diagram


Z8® CONTROL REGISTER DIAGRAMS


Figure 18. Timer Mode Register (F1H: Read/Write)




Figure 21. Counter/Timer 0 Register (F4H: Read/Write)




Figure 22. Prescaler 0 Register (F5H: Write Only)




Figure 19. Counter Timer 1 Register (F2H: Read/Write)




Figure 23. Port 2 Mode Register (F6H: Write Only)




Figure 20. Prescaler 1 Register (F3H: Write Only)




Figure 24. Port 3 Mode Register (F7H: Write Only)


Z8® CONTROL REGISTER DIAGRAMS (Continued)


Figure 25. Port 0 and 1 Mode Register (F8H: Write Only)




Figure 27. Interrupt Request Register (FAH: Read/Write)




Figure 26. Interrupt Priority Register (F9H: Write Only)




Figure 28. Interrupt Mask Register (FBH: Read/Write)




Figure 29. Flag Register
(FCH: Read/Write)




Figure 31. General-Purpose Register
(FEH: Read/Write)




Figure 32. Stack Pointer
(FFH: Read/Write)




Figure 30. Register Pointer
(FDH: Read/Write)

INSTRUCTION SET NOTATION

Addressing Modes. The following notation is used to describe the addressing modes and instruction operations as shown in the instruction summary.

Symbol	Meaning
IRR	Indirect register pair or indirect working-register pair address
Irr	Indirect working-register pair only
X	Indexed address
DA	Direct address
RA	Relative address
IM	Immediate
R	Register or working-register address
r	Working-register address only
IR	Indirect-register or indirect working-register address
Ir	Indirect working-register address only
RR	Register pair or working register pair address

Symbols. The following symbols are used in describing the instruction set.

Symbol	Meaning
dst	Destination location or contents
src	Source location or contents
cc	Condition code
@	Indirect address prefix
SP	Stack Pointer
PC	Program Counter
FLAGS	Flag register (Control Register 252)
RP	Register Pointer (R253)
IMR	Interrupt mask register (R251)

Flags. Control register (R252) contains the following six flags:

Symbol	Meaning
C	Carry flag
Z	Zero flag
S	Sign flag
V	Overflow flag
D	Decimal-adjust flag
H	Half-carry flag

Affected flags are indicated by:

0	Clear to zero
1	Set to one
*	Set to clear according to operation
-	Unaffected
x	Undefined

CONDITION CODES

Value	Mnemonic	Meaning	Flags Set
1000	—	Always True	—
0111	C	Carry	C = 1
1111	NC	No Carry	C = 0
0110	Z	Zero	Z = 1
1110	NZ	Not Zero	Z = 0
1101	PL	Plus	S = 0
0101	MI	Minus	S = 1
0100	OV	Overflow	V = 1
1100	NOV	No Overflow	V = 0
0110	EQ	Equal	Z = 1
1110	NE	Not Equal	Z = 0
1001	GE	Greater Than or Equal	(S XOR V) = 0
0001	LT	Less than	(S XOR V) = 1
1010	GT	Greater Than	[Z OR (S XOR V)] = 0
0010	LE	Less Than or Equal	[Z OR (S XOR V)] = 1
1111	UGE	Unsigned Greater Than or Equal	C = 0
0111	ULT	Unsigned Less Than	C = 1
1011	UGT	Unsigned Greater Than	(C = 0 AND Z = 0) = 1
0011	ULE	Unsigned Less Than or Equal	(C OR Z) = 1
0000	F	Never True (Always False)	—


INSTRUCTION FORMATS




CCF, DI, EI, IRET, NOP,
RCF, RET, SCF




One-Byte Instructions




CLR, CPL, DA, DEC,
DECW, INC, INCW,
POP, PUSH, RL, RLC,
RR, RRC, SRA, SWAP




JP, CALL (Indirect)




SRP




ADC, ADD, AND, CP,
OR, SBC, SUB, TCM,
TM, XOR




LD, LDE, LDEI,
LDC, LDCI




LD




LD




DJNZ, JR




STOP/HALT




ADC, ADD, AND, CP,
LD, OR, SBC, SUB,
TCM, TM, XOR




ADC, ADD, AND, CP,
LD, OR, SBC, SUB,
TCM, TM, XOR



LD



LD



JP



CALL

Two-Byte Instructions

Three-Byte Instructions

INSTRUCTION SUMMARY

Note: Assignment of a value is indicated by the symbol “←”. For example:

$$\text{dst} \leftarrow \text{dst} + \text{src}$$






indicates that the source data is added to the destination data and the result is stored in the destination location. The notation “addr (n)” is used to refer to bit (n) of a given operand location.


INSTRUCTION SUMMARY (Continued)

Instruction and Operation	Address Mode		Opcode Byte (Hex)	Flags Affected						
	dst	src		C	Z	S	V	D	H	
ADC dst, src dst ← dst + src + C	†		1[]	*	*	*	*	0	*	
ADD dst, src dst ← dst + src	†		0[]	*	*	*	*	0	*	
AND dst, src dst ← dst AND src	†		5[]	*	*	0	-	-		
CALL dst SP ← SP - 2 @SP ← PC, PC ← dst	DA		D6	-	-	-	-	-	-	
	IRR		D4							
CCF C ← NOT C			EF	*	-	-	-	-	-	
CLR dst dst ← 0	R		B0	-	-	-	-	-	-	
	IR		B1							
COM dst dst ← NOT dst	R		60	-	*	*	0	-	-	
	IR		61							
CP dst, src dst - src	†		A[]	*	*	*	*	-	-	
DA dst dst ← DA dst	R		40	*	*	*	X	-	-	
	IR		41							
DEC dst dst ← dst - 1	R		00	-	*	*	*	-	-	
	IR		01							
DECW dst dst ← dst - 1	RR		80	-	*	*	*	-	-	
	IR		81							
DI IMR(7) ← 0			8F	-	-	-	-	-	-	
DJNZ r, dst r ← r - 1 if r ≠ 0 PC ← PC + dst Range: +127,-128	RA		rA	-	-	-	-	-	-	
			r = 0 - F							
EI IMR(7) ← 1			9F	-	-	-	-	-	-	

Instruction and Operation	Address Mode		Opcode Byte (Hex)	Flags Affected						
	dst	src		C	Z	S	V	D	H	
INC dst dst ← dst + 1	r		rE	-	*	*	*	*	-	
	R		20							
	IR		21							
INCW dst dst ← dst + 1	RR		A0	-	*	*	*	*	-	
	IR		A1							
IRET FLAGS ← @SP; SP ← SP + 1 PC ← @SP; SP ← SP + 2; IMR(7) ← 1			BF	*	*	*	*	*	*	
JP cc, dst if cc is true PC ← dst	DA		CD	-	-	-	-	-	-	
			C = 0 - F							
	IRR		30							
JR cc, dst if cc is true, PC ← PC + dst Range: +127,-128	RA		CB	-	-	-	-	-	-	
			C = 0 - F							
LD dst, src dst ← src	r	Im	rC	-	-	-	-	-	-	
	r	R	r8							
	R	r	r9							
			r = 0 - F							
	r	X	C7							
	X	r	D7							
	r	lr	E3							
	lr	r	F3							
	R	R	E4							
	R	IR	E5							
	R	IM	E6							
	IR	IM	E7							
	IR	R	F5							
LDC dst, src	r	lrr	C2	-	-	-	-	-	-	
LDCI dst, src dst ← src r ← r + 1; rr ← rr + 1	lr	lrr	C3	-	-	-	-	-	-	

INSTRUCTION SUMMARY (Continued)

Instruction and Operation	Address Mode		Opcode Byte (Hex)	Flags Affected						
	dst	src		C	Z	S	V	D	H	
NOP			FF	-	-	-	-	-	-	-
OR dst, src dst ← dst OR src	†		4[]	-	*	*	0	-	-	-
POP dst dst ← @SP; SP ← SP + 1	R		50	-	-	-	-	-	-	-
	IR		51							
PUSH src SP ← SP - 1; @SP ← src		R	70	-	-	-	-	-	-	-
		IR	71							
RCF C ← 0			CF	0	-	-	-	-	-	-
RET PC ← @SP; SP ← SP + 2			AF	-	-	-	-	-	-	-
RL dst 	R		90	*	*	*	*	-	-	-
	IR		91							
RLC dst 	R		10	*	*	*	*	-	-	-
	IR		11							
RR dst 	R		E0	*	*	*	*	-	-	-
	IR		E1							
RRC dst 	R		C0	*	*	*	*	-	-	-
	IR		C1							
SBC dst, src dst ← dst - src - C	†		3[]	*	*	*	*	1	*	
SCF C ← 1			DF	1	-	-	-	-	-	-
SRA dst 	R		D0	*	*	*	0	-	-	-
	IR		D1							
SRP src RP ← src		Im	31	-	-	-	-	-	-	-

Instruction and Operation	Address Mode		Opcode Byte (Hex)	Flags Affected						
	dst	src		C	Z	S	V	D	H	
SUB dst, src dst ← dst - src	†		2[]	[[[[1	[
SWAP dst 	R		F0	X	*	*	X	-	-	-
	IR		F1							
TCM dst, src (NOT dst) AND src	†		6[]	-	*	*	0	-	-	-
TM dst, src dst AND src	†		7[]	-	*	*	0	-	-	-
WDT			5F	-	X	X	X	-	-	-
XOR dst, src dst ← dst XOR src	†		B[]	-	*	*	0	-	-	-

† These instructions have an identical set of addressing modes, which are encoded for brevity. The first opcode nibble is found in the instruction set table above. The second nibble is expressed symbolically by a '[]' in this table, and its value is found in the following table to the left of the applicable addressing mode pair.


For example, the opcode of an ADC instruction using the addressing modes r (destination) and Ir (source) is 13.

Address Mode	Lower Opcode Nibble	
dst	src	
r	r	[2]
r	Ir	[3]
R	R	[4]
R	IR	[5]
R	IM	[6]
IR	IM	[7]

OPCODE MAP

		Lower Nibble (Hex)																
		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F	
Upper Nibble (Hex)	0	6.5 DEC R1	6.5 DEC IR1	6.5 ADD r1, r2	6.5 ADD r1, lr2	10.5 ADD R2, R1	10.5 ADD IR2, R1	10.5 ADD R1, IM	10.5 ADD IR1, IM	6.5 LD r1, R2	6.5 LD r2, R1	12/10.5 DJNZ r1, RA	12/10.0 JR cc, RA	6.5 LD r1, IM	12.10.0 JP cc, DA	6.5 INC r1		
	1	6.5 RLC R1	6.5 RLC IR1	6.5 ADC r1, r2	6.5 ADC r1, lr2	10.5 ADC R2, R1	10.5 ADC IR2, R1	10.5 ADC R1, IM	10.5 ADC IR1, IM									
	2	6.5 INC R1	6.5 INC IR1	6.5 SUB r1, r2	6.5 SUB r1, lr2	10.5 SUB R2, R1	10.5 SUB IR2, R1	10.5 SUB R1, IM	10.5 SUB IR1, IM									
	3	8.0 JP IRR1	6.1 SRP IM	6.5 SBC r1, r2	6.5 SBC r1, lr2	10.5 SBC R2, R1	10.5 SBC IR2, R1	10.5 SBC R1, IM	10.5 SBC IR1, IM									
	4	8.5 DA R1	8.5 DA IR1	6.5 OR r1, r2	6.5 OR r1, lr2	10.5 OR R2, R1	10.5 OR IR2, R1	10.5 OR R1, IM	10.5 OR IR1, IM									
	5	10.5 POP R1	10.5 POP IR1	6.5 AND r1, r2	6.5 AND r1, lr2	10.5 AND R2, R1	10.5 AND IR2, R1	10.5 AND R1, IM	10.5 AND IR1, IM								6.0 WDT	
	6	6.5 COM R1	6.5 COM IR1	6.5 TCM r1, r2	6.5 TCM r1, lr2	10.5 TCM R2, R1	10.5 TCM IR2, R1	10.5 TCM R1, IM	10.5 TCM IR1, IM									
	7	10/12.1 PUSH R2	12/14.1 PUSH IR2	6.5 TM r1, r2	6.5 TM r1, lr2	10.5 TM R2, R1	10.5 TM IR2, R1	10.5 TM R1, IM	10.5 TM IR1, IM									
	8	10.5 DECW RR1	10.5 DECW IR1															6.1 DI
	9	6.5 RL R1	6.5 RL IR1															6.1 EI
	A	10.5 INCW RR1	10.5 INCW IR1	6.5 CP r1, r2	6.5 CP r1, lr2	10.5 CP R2, R1	10.5 CP IR2, R1	10.5 CP R1, IM	10.5 CP IR1, IM									14.0 RET
	B	6.5 CLR R1	6.5 CLR IR1	6.5 XOR r1, r2	6.5 XOR r1, lr2	10.5 XOR R2, R1	10.5 XOR IR2, R1	10.5 XOR R1, IM	10.5 XOR IR1, IM									16.0 IRET
	C	6.5 RRC R1	6.5 RRC IR1	12.0 LDC r1, lr2	18.0 LDCI lr1, lrr2				10.5 LD r1,x,R2									6.5 RCF
	D	6.5 SRA R1	6.5 SRA IR1			20.0 CALL* IRR1		20.0 CALL DA	10.5 LD r2,x,R1									6.5 SCF
	E	6.5 RR R1	6.5 RR IR1		6.5 LD r1, IR2	10.5 LD R2, R1	10.5 LD IR2, R1	10.5 LD R1, IM	10.5 LD IR1, IM									6.5 CCF
	F	8.5 SWAP R1	8.5 SWAP IR1		6.5 LD lr1, r2		10.5 LD R2, IR1											6.0 NOP

Bytes per Instruction: 2 3 2 3 1


Legend:




R = 8-bit Address
 r = 4-bit Address
 R1 or r1 = Dst Address
 R2 or r2 = Src Address

Sequence:

Opcode, First Operand,
 Second Operand

Note: Blank areas not defined.

*2-byte instruction appears as
 a 3-byte instruction

PACKAGE INFORMATION


SYMBOL	MILLIMETER		INCH	
	MIN	MAX	MIN	MAX
A1	0.51	0.81	.020	.032
A2	3.25	3.43	.128	.135
B	0.38	0.53	.015	.021
B1	1.02	1.52	.040	.060
C	0.23	0.38	.009	.015
D	52.07	52.58	2.050	2.070
E	15.24	15.75	.600	.620
E1	13.59	14.22	.535	.560
Φ	2.54 TYP		.100 TYP	
eA	15.49	16.51	.610	.650
L	3.18	3.81	.125	.150
Q1	1.52	1.91	.060	.075
S	1.52	2.29	.060	.090

CONTROLLING DIMENSIONS IN INCH

40-Pin DIP Package Diagram

ORDERING INFORMATION

5 MHz
Z0861705PSC

For fast results, contact your local Zilog sales office for assistance in ordering the part desired.

Package

P = Plastic DIP

V = Plastic Leaded Chip Carrier

Speed

05 = 5 MHz

Environmental


C = Plastic Standard

Temperature

S = 0°C to +70°C (standard temp for the Z8615 is 0 to -55°C)

Example:

Z 8615 05 P S* C is a Z8615, 5 MHz, DIP, 0°C to -55°C, Plastic Standard Flow



- Environmental Flow
- Temperature (standard temp for the Z8615 is 0 to -55°C)
- Package
- Speed
- Product Number
- Zilog Prefix