

# SYNCFLASH<sup>®</sup> MEMORY

**MT28S4M16B1LL – 1 Meg x 16 x 4 banks**  
**MT28S2M32B1LL – 512K x 32 x 4 banks**

## FEATURES

- 125 MHz SDRAM-compatible read timing
- Fully synchronous; all signals registered on positive edge of system clock
- Internal pipelined operation; column address can be changed every clock cycle
- Internal banks for hiding row access
- Programmable burst lengths:  
1, 2, 4, 8, or full page (read)  
1, 2, 4, or 8 (write)
- LVTTTL-compatible inputs and outputs
- 3.0V–3.6V V<sub>CC</sub>, 1.65V–1.95V V<sub>CCQ</sub>  
Additional V<sub>HH</sub> hardware protect mode (RP#)
- Supports CAS latency of 1, 2, and 3
- Four-bank architecture supports true concurrent operation with zero latency  
Read any bank while programming or erasing any other bank
- Deep power-down mode: 50µA (MAX)
- Cross-compatible Flash memory command set
- Operating temperature range of -40°C to +85°C

## OPTIONS

- Configuration  
4 Meg x 16 (1 Meg x 16 x 4 banks)      4M16  
2 Meg x 32 (512K x 32 x 4 banks)      2M32
- Read Timing (Cycle Time)  
10ns (100 MHz) @ CL2      -8  
8ns (125 MHz) @ CL3      -8  
10ns (100 MHz) @ CL3      -10
- Package  
90-ball FBGA      FG

## MARKING

Part Number Example:


**MT28S4M16B1LLFG-8**

## KEY TIMING PARAMETERS


SPEED GRADE	CLOCK FREQUENCY	ACCESS TIME			SETUP TIME	HOLD TIME
		CL = 1*	CL = 2*	CL = 3*		
-8	125 MHz	-	-	7ns	2ns	1ns
-10	100 MHz	-	-	7ns	2ns	1ns
-8	100 MHz	-	8ns	-	2ns	1ns

\* CL = CAS (READ) Latency

## PIN ASSIGNMENT (Top View) 90-Ball FBGA – 2 Meg x 32



## 90-Ball FBGA – 4 Meg x 16



**NOTE:** 1. The # symbol indicates signal is active LOW.



## GENERAL DESCRIPTION

This 64Mb SyncFlash<sup>®</sup> data sheet is divided into two major sections. The SDRAM Interface Functional Description details compatibility with the SDRAM memory, and the Flash Memory Functional Description specifies the symmetrical-sector Flash architecture and functional commands.

The 64Mb SyncFlash devices are nonvolatile, electrically sector-erasable (Flash), programmable read-only memory containing 67,108,864 bits. Each of the x16's 16,777,216-bit banks is organized as 4,096 rows by 256 columns by 16 bits. Each of the x32's 16,777,216-bit banks is organized as 2,048 rows by 256 columns by 32 bits.

The 64Mb devices are organized into 16 independently erasable blocks. To ensure that critical firmware is protected from accidental erasure or overwrite, this device features sixteen (x32: 128K-Dword; x16: 256K-word) hardware and software-lockable blocks.

A four-bank architecture supports true concurrent operations. A read access to any bank can occur simultaneously with a background PROGRAM or ERASE operation to any other bank.

SyncFlash memory has a synchronous interface (all signals are registered on the positive edge of the clock signal, CLK). Read accesses to the memory are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an ACTIVE command, followed by a READ command. The address bits registered coincident with the ACTIVE command are used to select the bank and row

to be accessed. The address bits registered coincident with the READ command are used to select the starting column location for the burst access.

The 64Mb devices provide for programmable read burst lengths of 1, 2, 4, or 8 locations, or the full page, with a burst terminate option. The x16 device features an 8-word internal write buffer and the x32 features an 8-Dword internal write buffer that support mode register programmed burst write compatibility of 1, 2, 4, or 8 locations.

SyncFlash memory uses an internal pipelined architecture to achieve high-speed operation.

The 64Mb devices are designed to operate in 3.3V V<sub>CC</sub> and 1.8V V<sub>CCQ</sub>, low-power memory systems. A deep power-down mode is provided, along with a power-saving standby mode. All inputs and outputs are LVTTTL-compatible.

SyncFlash memory offers substantial advances in Flash operating performance, including the ability to synchronously burst data at a high data rate with automatic column-address generation and the capability to randomly change column addresses on each clock cycle during a burst access.


All Flash operations are performed using either a hardware command sequence (HCS) or a software command sequence (SCS). The HCS operations are used by memory controllers with native SyncFlash support. Standard SDRAM controllers can use SCS operation to perform Flash operations.

Please refer to Micron's Web site ([www.micron.com/syncfash](http://www.micron.com/syncfash)) for the latest data sheet.



**TABLE OF CONTENTS**

Functional Block Diagram – 4 Meg x 16 .....	4	Command Execution Logic (CEL) .....	30
– 2 Meg x 32 .....	5	Internal State Machine (ISM) .....	30
Pin and Ball Descriptions .....	6	ISM Status Register .....	30
<b>SDRAM Interface Functional Description .....</b>	<b>9</b>	Output (READ) Operations .....	31
Initialization .....	9	Memory Array .....	32
Register Definition .....	9	Status Register .....	32
Mode Register .....	9	Device Configuration Registers .....	32
Burst Length .....	9	Input Operations .....	32
Burst Type .....	11	Memory Array .....	32
CAS Latency .....	11	Command Execution .....	32
Operating Mode .....	11	Status Register .....	32
Write Burst Mode .....	11	Device Configuration .....	33
Commands .....	12	Program Sequence .....	33
<i>Truth Table 1 (Commands and DQM Operation) .....</i>	<i>12</i>	Erase Sequence .....	33
<i>Truth Table 2a (Hardware Command</i>		Program and Erase NVMode Register .....	34
<i>Sequences [HCS]) .....</i>	<i>13</i>	Block Protect/Unprotect Sequence .....	34
<i>Truth Table 2b (Software Command</i>		Device Protect Sequence .....	34
<i>Sequences [SCS]) .....</i>	<i>14</i>	Chip Initialize Sequence .....	34
Command Inhibit .....	17	Disable LCR Sequence .....	35
No Operation (NOP) .....	17	Reset/Deep Power-Down Mode .....	35
Load Mode Register .....	17	Error Handling .....	35
Active .....	17	Program/Erase Cycle Endurance .....	35
Read .....	17	Absolute Maximum Ratings .....	44
Write .....	17	DC Electrical Characteristics	
Active Terminate .....	17	and Operating Conditions .....	44
Burst Terminate .....	17	Icc Specifications and Conditions .....	45
Load Command Register .....	17	Capacitance .....	45
Operation .....	18	Electrical Characteristics and Recommended	
Bank/Row Activation .....	18	AC Operating Conditions (Timing Table) ..	46
Reads .....	19	AC Functional Characteristics .....	47
Write Bursts .....	24	<b>Timing Waveforms</b>	
Active Terminate .....	24	Initialize and Load Mode Register	
Power-Down .....	24	RP# .....	48
Clock Suspend .....	24	FCS .....	49
Burst Read/Single Write .....	25	Clock Suspend Mode .....	50
<i>Truth Table 3 (CKE) .....</i>	<i>26</i>	Reads	
<i>Truth Table 4 (Current State, Same Bank) .....</i>	<i>27</i>	Read .....	51
<i>Truth Table 5 (Current State, Different Bank) .....</i>	<i>28</i>	Alternating Bank Read Accesses .....	52
<b>Flash Memory Functional Description .....</b>	<b>29</b>	Full-Page Burst .....	53
Flash Command Sequence .....	29	DQM Operation .....	54
Hardware Command Sequence (HCS) .....	29	Program/Erase	
Software Command Sequence (SCS) .....	29	Bank <i>a</i> followed by READ to bank <i>a</i> .....	55
Memory Architecture .....	30	Bank <i>a</i> followed by READ to bank <i>b</i> .....	56
Protected Blocks .....	30		

**FUNCTIONAL BLOCK DIAGRAM**  
**4 Meg x 16**



**FUNCTIONAL BLOCK DIAGRAM**  
**2 Meg x 32**




**PIN AND BALL DESCRIPTIONS**

TSOP PIN NUMBERS	FBGA BALL NUMBERS	SYMBOL	TYPE	DESCRIPTION
68	J1	CLK	Input	Clock: CLK is driven by the system clock. All SyncFlash memory input signals are sampled on the positive edge of CLK. CLK also increments the internal burst counter and controls the output registers.
67	J2	CKE	Input	Clock Enable: CKE activates (HIGH) and deactivates (LOW) the CLK signal. Deactivating the clock provides STANDBY operation or CLOCK SUSPEND operation (burst/access in progress). CKE is synchronous except after the device enters power-down modes, where CKE becomes asynchronous until after exiting the same mode. The input buffers, including CLK, are disabled during power-down modes, providing low standby power. CKE may be tied HIGH in systems where power-down modes (other than RP# deep power-down) are not required.
20	J8	CS#	Input	Chip Select: CS# enables (registered LOW) and disables (registered HIGH) the command decoder. All commands are masked when CS# is registered HIGH. CS# provides for external bank selection on systems with multiple banks. CS# is considered part of the command code.
19, 18, 17	J9, K7, K8	RAS#, CAS#, WE#	Input	Command Inputs: RAS#, CAS#, and WE# (along with CS#) define the command being entered.
16, 71	K9, K1	x16: DQM0, DQM1	Input	Input/Output Mask: DQM is an input mask signal for write accesses and an output enable signal for read accesses. Input data is masked when DQM is sampled HIGH during a WRITE cycle. The output buffers are placed in a High-Z state (after a two-clock latency) when DQM is sampled HIGH during a READ cycle. For x16, DQM0 corresponds to DQ0–DQ7, DQM1 corresponds to DQ8–DQ15. For x32, DQM0 corresponds to DQ0–DQ7, DQM1 corresponds to DQ8–DQ15, DQM2 corresponds to DQ16–DQ23, DQM3 corresponds to DQ24–DQ31. DQM0–DQM3 are in the same state when referenced as DQM.
16, 71, 28, 59	K9, K1, F8, F2	x32: DQM0 –DQM3		
25–27, 60–66, 24, 70	G8, G9, F7, F3, G1, G2, G3, H1, H2, J3, K3, G7	A0–A11	Input	Address Inputs: A0–A11 are sampled during the ACTIVE command (row address A0–A11 [x16]; A0–A10 [x32]) and READ/WRITE command (column-address A0–A7) to select one location in the respective bank. The address inputs provide the op-code during a LOAD MODE REGISTER command and the com-code during an LCR command. For x16: A11 is pin 66 (J3), and A9 is pin 70 (K3).
22, 23	J7, H8	BA0, BA1	Input	Bank Address Input(s): BA0, BA1 define to which bank the ACTIVE, READ, or WRITE command is being applied.

(continued on next page)


**PIN AND BALL DESCRIPTIONS (continued)**

TSOP PIN NUMBERS	FBGA BALL NUMBERS	SYMBOL	TYPE	DESCRIPTION
30	K2	RP#	Input	Initialize/Power-Down: Upon initial device power-up, a 100 $\mu$ s delay after RP# has transitioned from LOW to HIGH is required for internal device initialization, prior to issuing an executable command. RP# clears the status register, sets the internal state machine (ISM) to the array read mode, and places the device in the deep power-down mode when LOW. All inputs, including CS#, are "Don't Care" and all outputs are High-Z. When RP# = V <sub>HH</sub> , all protection modes are ignored during PROGRAM and ERASE. This input also allows the device protect bit to be set to "1" (protected) and allows the block protect bits at locations 0 and 15 to be set to "0" (unprotected). RP# must be held HIGH during all other modes of operation.
2, 4, 5, 7, 8, 10, 11, 13, 74, 76, 77, 79, 80, 82, 83, 85,	R8, N7, R9, N8, P9, M8, M7, L8, L2, M3, M2, P1, N2, R1, N3, R2	x16: DQ0–DQ15	I/O	Data I/O: Data bus.
2, 4, 5, 7, 8, 10, 11, 13, 74, 76, 77, 79, 80, 82, 83, 85, 31, 33, 34, 36, 37, 39, 40, 42, 45, 47, 48, 50, 51, 53, 54, 56	R8, N7, R9, N8, P9, M8, M7, L8, L2, M3, M2, P1, N2, R1, N3, R2, E8, D7, D8, B9, C8, A9, C7, A8, A2, C3, A1, C2, B1, D2, D3, E2	x32: DQ0–DQ31		
3, 9, 35, 41, 49, 55, 75, 81	B2, B7, C9, D9, E1, L1, M9, P2, P7, N9	V <sub>ccQ</sub>	Supply	DQ Power: 1.65V–1.95V; provide isolated power to DQs for improved noise immunity.
6, 12, 32, 38, 46, 52, 78, 84	B3, B8, C1, D1, E9, L9, M1, N1, P3, P8	V <sub>ssQ</sub>	Supply	DQ Ground: Provide isolated ground to DQs for improved noise immunity.
1, 15, 29, 43	A7, F9, L7, R7	V <sub>cc</sub>	Supply	Power Supply: 3.0V–3.6V.
44, 58, 72, 86	A3, F1, L3, R3	V <sub>ss</sub>	Supply	Ground.

(continued on next page)


**PIN AND BALL DESCRIPTIONS (continued)**

TSOP PIN NUMBERS	FBGA BALL NUMBERS	SYMBOL	TYPE	DESCRIPTION
57	H3	VccP	Supply	Program/Erase Supply Voltage: VccP must be tied externally to Vcc. The VccP pin sources current during device initialization, PROGRAM, and ERASE operations.
14, 21, 69, 73	E3, E7, H7, H9	NC	–	No Connect: These pins may be driven or left unconnected.
31, 33, 34, 36, 37, 39, 40, 42, 45, 47, 48, 50, 51, 53, 54, 56	E8, D7, D8, B9, C8, A9, C7, A8, A2, C3, A1, C2, B1, D2, D3, E2	x16: DNU	–	Do Not Use.
70	K3	x32: DNU		
28, 59	F8, F2	x16: MCL	–	Must connect to Vss.





## SDRAM INTERFACE FUNCTIONAL DESCRIPTION

In general, the 64Mb SyncFlash memory devices (1 Meg x 16 x 4 banks, 512K x 32 x 4 banks) are configured as a quad-bank, nonvolatile SDRAM that operate at 3.0V–3.6V and include a synchronous interface (all signals are registered on the positive edge of the clock signal, CLK). Each of the x16's 16,777,216-bit banks is organized as 4,096 rows by 256 columns by 16 bits. Each of the x32's 16,777,216-bit banks is organized as 2,048 rows by 256 columns by 32 bits.

Read accesses to the SyncFlash memory are identical to SDR SDRAM operation. Burst accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an ACTIVE command, followed by a READ command. The address bits registered coincident with the ACTIVE command are used to select the bank and row to be accessed (BA0 and BA1 select the bank; x32: A0–A10, x16: A0–A11 select the row). The address bits (A0–A7) registered coincident with the READ command are used to select the starting column location for the burst access.

All non-READ operations are controlled with either a Hardware Command Sequence (HCS) or a Software Command Sequence (SCS). Both the HCS and SCS interface can be used to initiate any of the internal program, erase, initialization, or status operations. The term Flash command sequence (FCS) refers to either HCS or SCS operation.

Prior to normal operation, the SyncFlash memory must be initialized. The following sections provide detailed information covering device initialization, register definition, command descriptions, and device operation.

### Initialization

The device power-up procedure can be defined two ways. The first is a hardware initiated power-up, where power is applied to Vcc, VccQ, and VccP (simultaneously). Then, with the clock stable, RP# must be brought from LOW to HIGH. After RP# transitions HIGH, the power-up initialization process will complete within 100µs. The second procedure is defined as a software initiated power-up. In this case the initialization is performed using the INITIALIZE DEVICE FCS operation. When the INITIALIZE DEVICE command is used, the RP# pin does not require the LOW-to-HIGH transition typically required for initialization. After the INITIALIZE DEVICE command has been issued, the power-up initialization process will complete within 100µs.

Early completion of either initialization procedure can be detected by polling SR7 in the status register.

After initialization, the SyncFlash device is in standby mode and ready for mode register programming or an executable command. After initial programming of the nvmode register, the contents are automatically loaded into the mode register during initialization and the device will power-up in the programmed state. Note that when Vcc is greater than 2.7V, either of the initialization procedures can be issued.

### Register Definition

#### MODE REGISTER

The mode register is used to define the specific mode of operation of the SyncFlash memory. This definition includes the selection of a burst length, a burst type, a CAS latency, and an operating mode, as shown in Figure 1. The mode register is programmed via the LOAD MODE REGISTER command and will retain the stored information until it is reprogrammed. The nvmode register settings are transferred into the mode register during initialization. The contents of the mode register may be copied into the nvmode register with a PROGRAM NVMODE REGISTER command. Details on erase nvmode register and program nvmode register command sequences are found in the Command Execution section of the Flash Memory Functional Description.

Mode register bits M0–M2 specify the burst length, M3 specifies the burst type (sequential or interleaved), M4–M6 specify the CAS latency, M7 and M8 specify the operating mode, M9 specifies the WRITE burst mode, and M10 and M11 are reserved for future use.

The mode register must be loaded when all banks are idle, and the controller must wait the specified time before initiating the subsequent operation. Violating either of these requirements will result in unspecified operation.

#### BURST LENGTH

Read and write accesses to the SyncFlash memory are burst oriented, with the burst length being programmable, as shown in Figure 1. The burst length determines the maximum number of column locations that can be accessed for a given READ or WRITE command. Burst lengths of 1, 2, 4, or 8 locations are available for both the sequential and the interleaved burst types (read or write), and a full-page burst is available for the sequential type (read only). The full-page burst can be used in conjunction with the BURST TERMINATE command to generate arbitrary burst lengths.

Reserved states should not be used, as unknown operation or incompatibility with future versions may result.




SDRAM

When a READ or WRITE command is issued, a block of columns equal to the burst length is effectively selected. All accesses for that burst take place within this block, meaning that the burst will wrap within the block if a boundary is reached. The block is uniquely selected by A1–A7 when the burst length is set to two, by A2–A7 when the burst length is set to four, and by A3–A7 when the burst length is set to eight. The remaining (least significant) address bit(s) are used to select the starting location within the block. Full-page bursts wrap within the page if the boundary is reached.

**Table 1  
Burst Definition**

Burst Length	Starting Column Address	Order of Accesses Within a Burst	
		Type=Sequential	Type=Interleaved
2	A0		
	0	0-1	0-1
	1	1-0	1-0
4	A1 A0		
	0 0	0-1-2-3	0-1-2-3
	0 1	1-2-3-0	1-0-3-2
	1 0	2-3-0-1	2-3-0-1
	1 1	3-0-1-2	3-2-1-0
8	A2 A1 A0		
	0 0 0	0-1-2-3-4-5-6-7	0-1-2-3-4-5-6-7
	0 0 1	1-2-3-4-5-6-7-0	1-0-3-2-5-4-7-6
	0 1 0	2-3-4-5-6-7-0-1	2-3-0-1-6-7-4-5
	0 1 1	3-4-5-6-7-0-1-2	3-2-1-0-7-6-5-4
	1 0 0	4-5-6-7-0-1-2-3	4-5-6-7-0-1-2-3
	1 0 1	5-6-7-0-1-2-3-4	5-4-7-6-1-0-3-2
	1 1 0	6-7-0-1-2-3-4-5	6-7-4-5-2-3-0-1
	1 1 1	7-0-1-2-3-4-5-6	7-6-5-4-3-2-1-0
Full Page 256	n = A0–A7 (location 0–255)	Cn, Cn+1, Cn+2 Cn+3, Cn+4... ... Cn-1, Cn...	Not supported

**Figure 1  
Mode Register Definition**



- NOTE:**
- For a burst length of two, A1–A7 select the block-of-two burst; A0 selects the starting column within the block.
  - For a burst length of four, A2–A7 select the block-of-four burst; A0–A1 select the starting column within the block.
  - For a burst length of eight, A3–A7 select the block-of-eight burst; A0–A2 select the starting column within the block.
  - For a full-page burst, the full row is selected and A0–A7 select the starting column.
  - Whenever a boundary of the block is reached within a given sequence above, the following access wraps within the block.
  - For a burst length of one, A0–A7 select the unique column to be accessed, and mode register bit M3 is ignored.
  - Burst write (x32: 1, 2, 4, or 8 Dwords, x16: 1, 2, 4, or 8 words) is supported (not full page).
  - The contents of the mode register can be read using the READ DEVICE CONFIGURATION command (004h).

**NOTE:** 1. A11 and M11 are supported only by 4 Meg x 16 configuration.


**BURST TYPE**

Accesses within a given burst may be programmed to be either sequential or interleaved; this is referred to as the burst type and is selected via bit M3.

The ordering of accesses within a burst is determined by the burst length, the burst type, and the starting column address, as shown in Table 1.

**CAS LATENCY**

The CAS latency is the delay, in clock cycles, between the registration of a READ command and the availability of the first piece of output data. The latency can be set to one, two, or three clocks.

**Figure 2  
CAS Latency**


If a READ command is registered at clock edge  $n$ , and the latency is  $m$  clocks, the data will be available by clock edge  $n + m$ . The DQs will start driving as a result of the clock edge one cycle earlier ( $n + m - 1$ ), and provided that the relevant access times are met, the data will be valid by clock edge  $n + m$ . For example, assuming that the clock cycle time is such that all relevant access times are met, if a READ command is registered at  $T_0$  and the latency is programmed to two clocks, the DQs will start driving after  $T_1$  and the data will be valid by  $T_2$ , as shown in Figure 2. Table 2 indicates the operating frequencies at which each CAS latency setting can be used.

Reserved states should not be used, as unknown operation or incompatibility with future versions may result.

**OPERATING MODE**

The normal operating mode is selected by setting M7 and M8 to zero; the other combinations of values for M7 and M8 are reserved for future use and/or test modes. The programmed burst length applies to READ and WRITE bursts (full-page burst WRITE not supported).

Test modes and reserved states should not be used because unknown operation or incompatibility with future versions may result.

**WRITE BURST MODE**

When M9 = 0, the burst length programmed via M0–M2 applies to both read and write bursts; however, if full-page burst length is selected in conjunction with M9 = 0, the burst write length is 8 words for the x16 and 8-Dwords for the x32 (not full page). When M9 = 1, the programmed burst length applies to READ bursts, but write accesses are single-location (nonburst) accesses.

**Table 2  
CAS Latency**

SPEED	ALLOWABLE OPERATING FREQUENCY (MHz)		
	CAS LATENCY = 1	CAS LATENCY = 2	CAS LATENCY = 3
-8	≤50 MHz	≤100 MHz	≤125MHz
-10	≤40 MHz	≤83 MHz	≤100 MHz



## COMMANDS

Truth Table 1 provides a quick reference of available commands for SDRAM-compatible operation. This is followed by a written description of each command. Additional truth tables appear later.

## TRUTH TABLE 1

### SDRAM-COMPATIBLE INTERFACE COMMANDS AND DQM OPERATION

(Notes: 1)

NAME (FUNCTION)	CS#	RAS#	CAS#	WE#	DQM	ADDR	DQs	NOTES
COMMAND INHIBIT (NOP)	H	X	X	X	X	X	X	
NO OPERATION (NOP)	L	H	H	H	X	X	X	
ACTIVE (Select bank and activate row)	L	L	H	H	X	Bank/Row	X	2
READ (Select bank, column and start READ burst)	L	H	L	H	X	Bank/Col	X	3
WRITE (Select bank, column and start WRITE)	L	H	L	L	X	Bank/Col	Valid	3, 4
BURST TERMINATE	L	H	H	L	X	X	Active	
ACTIVE TERMINATE	L	L	H	L	X	X	X	5
LOAD COMMAND REGISTER	L	L	L	H	X	Com-Code	X	6, 7
LOAD MODE REGISTER	L	L	L	L	X	Op-Code	X	8
Write Enable/Output Enable	–	–	–	–	L	–	Active	9
Write Inhibit/Output High-Z	–	–	–	–	H	–	High-Z	9

- NOTE:**
1. CKE is HIGH for all commands shown.
  2. x32: A0–A10, x16: A0–A11 provide row address, and BA0 and BA1 determine which bank is made active.
  3. A0–A7 provide column address, and BA0 and BA1 determine which bank is being read from or written to.
  4. A PROGRAM SETUP command sequence (see Truth Table 2a) must be completed prior to executing a WRITE.
  5. ACTIVE TERMINATE is functionally equivalent to the SDRAM PRECHARGE command; however, PRECHARGE (deactivate row in bank or banks) is not required for SyncFlash memory.  
A10 LOW: BA0 and BA1 determine the bank to be active terminated.  
A10 HIGH: All banks are active terminated and BA0 and BA1 are “Don’t Care.”
  6. A0–A7 define the com-code, and A8–A11 are “Don’t Care” for this operation. See Truth Table 2a.
  7. LOAD COMMAND REGISTER (LCR) replaces the SDRAM auto refresh or self refresh mode, which is not required for SyncFlash memory. LCR is the first cycle for Flash memory hardware command sequences (HCS). See Truth Table 2a. After the hardware LCR function is disabled, SyncFlash will treat SDRAM REFRESH or AUTO REFRESH commands as NOPs. A software command sequence (SCS) is available to perform all operations described in Truth Table 2b.
  8. A0–A10 define the op-code written to the mode register. The mode register can be dynamically loaded each cycle, provided <sup>t</sup>MRD is satisfied. The default mode register value is stored in the nvmode register. The contents of the nvmode register are automatically loaded into the mode register during device initialization.
  9. Activates or deactivates the DQs during WRITES (zero-clock delay) and READs (two-clock delay).

## COMMANDS

The following Truth Tables provide a quick reference of available commands for Flash memory interface operation. A written description of each command is found in the Flash Memory Functional Description section.

### TRUTH TABLE 2a – Hardware Command Sequences

(Notes: 1–5; see notes on page 14.)

OPERATION	FIRST CYCLE					SECOND CYCLE					THIRD CYCLE					NOTES
	CMD	ADDR <sup>6</sup>	BANK ADDR	DQ	RP#	CMD <sup>7</sup>	ADDR	BANK ADDR	DQ	RP#	CMD	ADDR	BANK ADDR	DQ <sup>8</sup>	RP# <sup>9</sup>	
READ DEVICE CONFIGURATION	LCR	90h	Bank	X	H	ACTIVE	CA <sub>ROW</sub>	Bank	X	H	READ	CA <sub>COL</sub>	Bank	X	H	11, 12
READ STATUS REGISTER	LCR	70h	X	X	H	ACTIVE	X	X	X	H	READ	X	X	X	H	
CLEAR STATUS REGISTER	LCR	50h	X	X	H											
ERASE SETUP/CONFIRM	LCR	20h	Bank	X	H	ACTIVE	Row	Bank	X	H	WRITE	X	Bank	D0h	H/V <sub>HH</sub>	12, 13, 14
PROGRAM SETUP/PROGRAM	LCR	40h	Bank	X	H	ACTIVE	Row	Bank	X	H	WRITE	Col	Bank	D <sub>IN</sub>	H/V <sub>HH</sub>	12, 13, 14, 15
PROTECT BLOCK/CONFIRM	LCR	60h	Bank	X	H	ACTIVE	Row <sup>10</sup>	Bank	X	H	WRITE	X	Bank	LBDa <sub>(N)</sub>	H/V <sub>HH</sub>	12, 13, 15, 16
PROTECT DEVICE/CONFIRM	LCR	60h	Bank	X	H	ACTIVE	X	Bank	X	H	WRITE	X	Bank	LBDa <sub>(N)</sub>	V <sub>HH</sub>	12, 13, 16
UNPROTECT BLOCKS/CONFIRM	LCR	60h	Bank	X	H	ACTIVE	X	Bank	X	H	WRITE	X	Bank	LBDb <sub>(N)</sub>	H/V <sub>HH</sub>	12, 13, 14, 15, 16
UNPROTECT DEVICE/CONFIRM	LCR	60h	Bank	X	H	ACTIVE	X	Bank	X	H	WRITE	X	Bank	LBDb <sub>(N)</sub>	V <sub>HH</sub>	12, 13, 16
ERASE NVMODE REGISTER	LCR	30h	Bank	X	H	ACTIVE	X	Bank	X	H	WRITE	X	Bank	C0h	H	12, 13
PROGRAM NVMODE REGISTER	LCR	A0h	Bank L	X	H	ACTIVE	X	Bank L	X	H	WRITE	X	Bank L	X	H	12, 13, 17, 18
DISABLE HARDWARE LCR	LCR	A0h	Bank U	X	H	ACTIVE	X	Bank U	X	H	WRITE	X	Bank U	X	H	12, 13, 17, 18, 19
CHIP INITIALIZE	LCR	68h	Bank	X	H	ACTIVE	X	Bank	X	H	WRITE	X	Bank	C0h	H	12, 13




**TRUTH TABLE 2b – SOFTWARE COMMAND SEQUENCES (SCS)**

(Notes: 1, 2, 4, 5; see notes on page 16)

OPERATION	FIRST CYCLE	SECOND CYCLE	THIRD CYCLE	FOURTH CYCLE	FIFTH CYCLE	SIXTH CYCLE	SEVENTH CYCLE	EIGHTH CYCLE
<b>READ DEVICE CONFIGURATION<sup>10</sup></b>								
Command	Active	Write	Active	Read				
ADDR =	88h	90h	CA <sub>row</sub>	CA <sub>col</sub>				
Bank Address =	X	X	Bank <sup>12</sup>	Bank <sup>12</sup>				
DQ =	X	X	X	X				
RP# =	H	H	H	H				
<b>READ STATUS REGISTER</b>								
Command	Active	Write	Active	Read				
ADDR =	88h	70h	X	X				
Bank Address =	X	X	X	X				
DQ =	X	X	X	X				
RP# =	H	H	H	H				
<b>CLEAR STATUS REGISTER</b>								
Command	Active	Write						
ADDR =	88h	50h						
Bank Address =	X	X						
DQ =	X	X						
RP# =	H	H						
<b>ERASE SETUP/CONFIRM</b>								
Command	Active	Write	Active	Write	Active	Write	Active	Write
ADDR =	X	55h	55h	2Ah	80h	20h	Row	X
Bank Address =	X	Bank <sup>12</sup>	Bank <sup>12</sup>	Bank <sup>12</sup>	Bank <sup>12</sup>	Bank <sup>12</sup>	Bank <sup>12</sup>	Bank <sup>12</sup>
DQ =	X	X	X	55h	X	A0h	X	D0h
RP# =	H	H	H	H	H	H	H	H/V <sub>HH</sub> <sup>15</sup>
<b>PROGRAM SETUP/CONFIRM</b>								
Command	Active	Write	Active	Write	Active	Write	Active	Write
ADDR =	X	55h	55h	2Ah	80h	40h	Row	Col
Bank Address =	X	Bank <sup>12</sup>	Bank <sup>12</sup>	Bank <sup>12</sup>	Bank <sup>12</sup>	Bank <sup>12</sup>	Bank <sup>12</sup>	Bank <sup>12</sup>
DQ =	X	X	X	55h	X	A0h	X	DIN
RP# <sup>9</sup> =	H	H	H	H	H	H	H	H/V <sub>HH</sub> <sup>15</sup>
<b>PROTECT BLOCK/CONFIRM</b>								
Command	Active	Write	Active	Write	Active	Write	Active	Write
ADDR =	X	55h	55h	2Ah	80h	60h	Row <sup>11</sup>	X
Bank Address =	X	Bank <sup>12</sup>	Bank <sup>12</sup>	Bank <sup>12</sup>	Bank <sup>12</sup>	Bank <sup>12</sup>	Bank <sup>12</sup>	Bank <sup>12</sup>
DQ =	X	X	X	55	X	A0h	X	LBDa(IN) <sup>16</sup>
RP# <sup>9</sup> =	H	H	H	H	H	H	H	H/V <sub>HH</sub> <sup>15</sup>
<b>PROTECT DEVICE CONFIRM</b>								
Command	Active	Write	Active	Write	Active	Write	Active	Write
ADDR =	X	55h	55h	2Ah	80h	60h	X <sup>10</sup>	X
Bank Address =	X	Bank <sup>12</sup>	Bank <sup>12</sup>	Bank <sup>12</sup>	Bank <sup>12</sup>	Bank <sup>12</sup>	Bank <sup>12</sup>	Bank <sup>12</sup>
DQ =	X	X	X	55h	X	A0h	X	LBDa(IN) <sup>16</sup>
RP# <sup>9</sup> =	H	H	H	H	H	H	H	V <sub>HH</sub>

(continued on next page)


**TRUTH TABLE 2b – SOFTWARE COMMAND SEQUENCES (SCS) (continued)**

(Notes: 1, 2, 4, 5; see notes on page 16)

OPERATION	FIRST CYCLE	SECOND CYCLE	THIRD CYCLE	FOURTH CYCLE	FIFTH CYCLE	SIXTH CYCLE	SEVENTH CYCLE	EIGHTH CYCLE
<b>UNPROTECT BLOCK/CONFIRM<sup>10, 16</sup></b>								
Command	Active	Write	Active	Write	Active	Write	Active	Write
ADDR=	X	55h	55h	2Ah	80h	60h	X <sup>11</sup>	X
Bank Address =	X	Bank <sup>12</sup>	Bank <sup>12</sup>	Bank <sup>12</sup>	Bank <sup>12</sup>	Bank <sup>12</sup>	Bank <sup>12</sup>	Bank <sup>12</sup>
DQ =	X	X	X	55h	X	A0h	X	LBD <sub>b</sub> (IN) <sup>16</sup>
RP# <sup>5</sup> =	H	H	H	H	H	H	H	V <sub>HH</sub>
<b>UNPROTECT DEVICE/CONFIRM</b>								
Command	Active	Write	Active	Write	Active	Write	Active	Write
ADDR=	X	55h	55h	2Ah	80h	60h	X	X
Bank Address =	X	Bank <sup>12</sup>	Bank <sup>12</sup>	Bank <sup>12</sup>	Bank <sup>12</sup>	Bank <sup>12</sup>	Bank <sup>12</sup>	Bank <sup>12</sup>
DQ =	X	X	X	55h	X	A0h	X	LBD <sub>b</sub> (IN) <sup>16</sup>
RP# <sup>5</sup> =	H	H	H	H	H	H	H	H/V <sub>HH</sub>
<b>ERASE NVMODE REGISTER</b>								
Command	Active	Write	Active	Write	Active	Write	Active	Write
ADDR=	X	55h	55h	2Ah	80h	30h	X	X
Bank Address =	X	Bank <sup>12</sup>	Bank <sup>12</sup>	Bank <sup>12</sup>	Bank <sup>12</sup>	Bank <sup>12</sup>	Bank <sup>12</sup>	Bank <sup>12</sup>
DQ =	X	X	X	55h	X	A0h	X	C0h
RP# =	H	H	H	H	H	H	H	H
<b>PROGRAM NVMODE REGISTER<sup>18</sup></b>								
Command	Active	Write	Active	Write	Active	Write	Active	Write
ADDR=	X	55h	55h	2Ah	80h	A0h	X	X
Bank Address =	X	Bank L <sup>12</sup>	Bank L <sup>12</sup>	Bank L <sup>12</sup>	Bank L <sup>12</sup>	Bank L <sup>12</sup>	Bank L <sup>12</sup>	Bank L <sup>12</sup>
DQ =	X	X	X	55h	X	A0h	X	X
RP# =	H	H	H	H	H	H	H	H
<b>DISABLE HARDWARE LCR<sup>19</sup></b>								
Command	Active	Write	Active	Write	Active	Write	Active	Write
ADDR=	X	55	55h	2Ah	80h	A0h	X	X
Bank Address =	X	Bank U <sup>12</sup>	Bank U <sup>12</sup>	Bank U <sup>12</sup>	Bank U <sup>12</sup>	Bank U <sup>12,18</sup>	Bank U <sup>12,18</sup>	Bank U <sup>12,18</sup>
DQ =	X	X	X	55h	X	A0h	X	X
RP# =	H	H	H	H	H	H	H	H
<b>CHIP INITIALIZE</b>								
Command	Active	Write	Active	Write	Active	Write	Active	Write
ADDR=	X	55h	55h	2Ah	80h	68h	X	X
Bank Address =	X	Bank <sup>12</sup>	Bank <sup>12</sup>	Bank <sup>12</sup>	Bank <sup>12</sup>	Bank <sup>12</sup>	Bank <sup>12</sup>	Bank <sup>12</sup>
DQ =	X	X	X	55h	X	A0h	X	C0h
RP# =	H	H	H	H	H	H	H	H



- NOTE:**
1. CMD = Command: decoded from CS#, RAS#, CAS#, and WE# inputs.
  2. NOP/COMMAND INHIBIT/BURST TERMINATE/ACTIVE TERMINATE commands may be issued throughout the HCS or SCS. Additionally, LOAD COMMAND REGISTER may be issued throughout the SCS.
  3. After a PROGRAM or ERASE operation is registered to the ISM and prior to completion of the ISM operation, a READ to any location in the bank under ISM control will output the contents of the row activated prior to the LCR/active/write sequence (see Note 14).
  4. To meet the <sup>1</sup>RCD specification, the appropriate number of NOP/COMMAND INHIBIT commands must be issued between ACTIVE and READ/WRITE commands.
  5. The ERASE, PROGRAM, PROTECT, and UNPROTECT operations are self-timed. The status register may be polled to monitor these operations.
  6. x32: A8–A10, x16: A8–A11 are "Don't Care."
  7. A row will not be opened when ACTIVE is preceded by LCR. ACTIVE is considered a NOP.
  8. x32 Data Inputs, DQ8–DQ31 are "Don't Care" except for D<sub>IN</sub>, where all DQ31–DQ0 are driven.  
x16 Data Inputs, DQ8–DQ15 are "Don't Care" except for D<sub>IN</sub>, where all DQ15–DQ0 are driven.  
Data Outputs: All unused bits are driven LOW.
  9. V<sub>HH</sub> = 7.0V–8.5V
  10. Address must be any row address in the Block desired to be protected.
  11. CA<sub>ROW</sub>, CA<sub>COL</sub> = Configuration address  
This value changes depending on the bit location being accessed  
CA<sub>ROW</sub> = X02h for block protect bit, which corresponds to the block row address: x32: X = 0, 2, 4, or 6h  
x16: X = 0, 4, 8, or Ch  
  
For all other bits CA<sub>ROW</sub> = XXXh ("Don't Care")  
  
CA<sub>COL</sub> = Values shown below  
00h = Manufacturer compatibility ID = 2Ch  
01h = Device ID MT28S4M16B1 = D5h  
Device ID MT28S2M32B1 = D4h  
02h = Block protect bit (BPB)  
03h = Device protect bit (DPB)  
04h = Mode register  
05h = Hardware load command register (LCR) bit  
06h/07h = Reserved for future use
  12. BA = Bank address must match for all the cycles, except for manufacturer ID/device ID/device protect where it is xxh.
  13. The proper command sequence (LCR/active/write) is needed to initiate an ERASE, PROGRAM, PROTECT, or UNPROTECT operation.
  14. If the device protect bit is not set, RP# = V<sub>IH</sub> unprotects all sixteen ( x32: 128K-Dword, x16: 256K-word ) erasable blocks, except for blocks 0 and 15. When RP# = V<sub>HH</sub>, all sixteen ( x32: 128K-Dword, x16: 256K-word) erasable blocks (including blocks 0 and 15) will be unprotected, and the device protect bit will be ignored. If the device protect bit is set and RP# = V<sub>IH</sub>, the block protect bits cannot be modified.
  15. If the device protect bit is set, then an ERASE, PROGRAM, PROTECT, or UNPROTECT operation can still be initiated by bringing RP# to V<sub>HH</sub> prior to the WRITE command cycle and holding it at V<sub>HH</sub> until the operation is completed.
  16. LBDa = Lock bit data  
01h = Set block protect bit  
F1h = Set device protect bit  
If the DPB is not set, RP# = V<sub>IH</sub>; all blocks can be set  
If the DPB is set, RP# = V<sub>IH</sub>; BPBs cannot be modified  
RP# = V<sub>HH</sub>; all BPBs can be modified  
To set DPB, RP# = V<sub>HH</sub> is a must  
RP# = V<sub>HH</sub>; all blocks including 0 and 15 are unprotected (reset); DPB does not matter  
LBDb = Lock bit data  
D0h = Clear block and device protect bit  
If the DPB is not set, RP# = V<sub>IH</sub>; all blocks except 0 and 15 are unprotected (reset)  
If the DPB is set, RP# = V<sub>IH</sub>; block protect bits cannot be modified  
RP# = V<sub>HH</sub>; all blocks including 0, 15, and DPB are unprotected (reset)
  17. Bank L: [BA1, BA0] = [0,0] or [0,1]  
Bank U: [BA1, BA0] = [1,0] or [1,1]
  18. If [BA1, BA0] = [0,0] or [0,1], then WRITE NVMODE REGISTER operation is performed. If [BA1, BA0] = [1,0] or [1,1], then DISABLE HARDWARE LCR operation is performed.
  19. Hardware LCR is preset to "1." Hardware LCR bit is a one time programmable bit and cannot be reset to "1" after programmed to "0."





### COMMAND INHIBIT

The COMMAND INHIBIT function prevents new commands from being executed by the SyncFlash memory, regardless of whether the CLK signal is enabled. The SyncFlash memory is effectively deselected. Operations already in progress are not affected.

### NO OPERATION (NOP)

The NO OPERATION (NOP) command is used to perform a NOP to a SyncFlash memory that is selected (CS# is LOW). This prevents unwanted commands from being registered during idle or wait states. Operations already in progress are not affected.

### LOAD MODE REGISTER

The mode register is loaded via inputs A0–A10. See the mode register heading in the Register Definition section. The LOAD MODE REGISTER command can only be issued when all banks are idle, and a subsequent executable command cannot be issued until t<sub>MRD</sub> is met. The data in the nvmode register is automatically loaded into the mode register upon power-up initialization and is the default mode setting unless dynamically changed with the LOAD MODE REGISTER command.

### ACTIVE

The ACTIVE command is used to open (or activate) a row in a particular bank for a subsequent access. The value on the BA0, BA1 inputs selects the bank, and the address provided on inputs (x32: A0–A10, x16: A0–A11) selects the row. This row remains active for accesses until the next ACTIVE command, power-down or reset.

### READ

The READ command is used to initiate a burst read access to an active row. The value on the BA0, BA1 inputs selects the bank, and the address provided on inputs A0–A7 selects the starting column location. Read data appears on the DQs subject to the logic level on the DQM input two clocks earlier. If a given DQM signal was registered HIGH, the corresponding DQs will be High-Z two clocks later; if the DQM signal was registered LOW, the DQs will provide valid data.

### WRITE

The WRITE command is used to initiate a burst write access. A WRITE command must be preceded by LCR/ACTIVE. The value on the BA0, BA1 inputs selects the bank, and the address provided on inputs A0–A7 selects the column location.

Input data appearing on the DQs is written to the memory array, subject to the DQM input logic level appearing coincident with the data. If a given DQM signal is registered LOW, the corresponding data will be written to memory; if the DQM signal is registered HIGH, the corresponding data inputs will be ignored, and a WRITE will not be executed to that word/column location. A WRITE command with DQM HIGH is considered a NOP.

### ACTIVE TERMINATE

ACTIVE TERMINATE, which replaces the SDRAM PRECHARGE command, is not required for SyncFlash memory, but is functionally equivalent to the SDRAM PRECHARGE command. ACTIVE TERMINATE can be issued to terminate a BURST READ in progress and may or may not be bank specific.

### BURST TERMINATE

The BURST TERMINATE command is used to truncate either fixed-length or full-page bursts. The most recently registered READ or WRITE command prior to the BURST TERMINATE command will be truncated as shown in the Operation section of this data sheet. BURST TERMINATE is not bank specific.

### LOAD COMMAND REGISTER (HCS ONLY)

The LOAD COMMAND REGISTER command in the HCS is used to initiate Flash memory control commands to the command execution logic (CEL). The CEL receives and interprets commands to the device. These commands control the operation of the internal state machine and the read path (i.e., memory array, ID register or status register). However, there are restrictions on what commands are allowed in this condition. See the Command Execution section of Flash Memory Functional Description for more details.



SDRAM

### Operation

#### BANK/ROW ACTIVATION


Before any READ or WRITE commands can be issued to a bank within the SyncFlash memory, a row in that bank must be “opened.” (Note: A row will not be activated for LCR/active/read or LCR/active/write command sequences. See Flash Memory Architecture section for additional information). This is accomplished via the ACTIVE command, which selects both the bank and the row to be activated.

After opening a row (issuing an ACTIVE command), a READ or WRITE command may be issued to that row, subject to the  $t_{RCD}$  specification.  $t_{RCD}$  (MIN) should be divided by the clock period and rounded up to the next whole number to determine the earliest clock edge after the ACTIVE command on which a READ or WRITE command can be entered. For example, a  $t_{RCD}$  specification of 20ns with a 125 MHz clock (8ns period) results in 2.5 clocks rounded to 3. This is reflected in Figure 4, which covers any case where  $2 < t_{RCD} (MIN)/t_{CK} \leq 3$ . (The same procedure is used to convert other specification limits from time units to clock cycles).


A subsequent ACTIVE command to a different row in the same bank can be issued without having to close a previous active row, provided the minimum time interval between successive ACTIVE commands to the same bank is defined by  $t_{RC}$ .

A subsequent ACTIVE command to another bank can be issued while the first bank is being accessed, which results in a reduction of total row access overhead. The minimum time interval between successive ACTIVE commands to different banks is defined by  $t_{RRD}$ .

**Figure 3**  
**Activating a Specific Row in a Specific Bank**



**Figure 4**  
**Example: Meeting  $t_{RCD} (MIN)$  When  $2 < t_{RCD} (MIN)/t_{CK} \leq 3$**



**READS**

Read bursts are initiated with a READ command, as shown in Figure 5.


The starting column and bank addresses are provided with the READ command.

During read bursts, the valid data-out element from the starting column address will be available following the CAS latency after the READ command. Each subsequent data-out element will be valid by the next positive clock edge. Figure 6 shows general timing for one, two and three CAS latency settings.

Upon completion of a burst, assuming no other commands have been initiated, the DQs will go High-Z. A full-page burst will continue until terminated. (At the end of the page, it will wrap to column 0 and continue.)


Data from any read burst may be truncated with a subsequent READ command, and data from a fixed-length read burst may be immediately followed by data from a subsequent READ command. In either case, a continuous flow of data can be maintained. The first data element from the new burst follows either the last element of a completed burst, or the last desired data element of a longer burst that is being truncated.


**Figure 5**  
**READ Command**



The new READ command should be issued  $x$  cycles before the clock edge at which the last desired data element is valid, where  $x$  equals the CAS latency minus one. This is shown in Figure 7 for CAS latencies of one, two and three; data element  $n + 3$  is either the last of a burst of four, or the last desired of a longer burst. The SyncFlash memory uses a pipelined architecture and therefore does not require the  $2n$  rule associated with a prefetch architecture. A READ command can be initiated on any clock cycle following a previous READ command. Full-speed, random read accesses within a page can be performed as shown in Figure 8, or each subsequent READ may be performed to a different bank.

**Figure 6**  
**CAS Latency**




**Figure 7  
Consecutive Read Bursts**


NOTE: Each READ command may be to either bank. DQM is LOW.

DON'T CARE

**Figure 8**  
**Random Read Accesses Within a Page**



**NOTE:** Each READ command may be to either bank. DQM is LOW.

**DON'T CARE**


Data from any read burst may be truncated with a subsequent WRITE command and data from a fixed-length read burst may be immediately followed by data from a subsequent WRITE command (subject to bus turnaround limitations). The WRITE may be initiated on the clock edge immediately following the last (or last desired) data element from the read burst, provided that I/O contention can be avoided. In a given system design, there may be the possibility that the device driving the input data would go Low-Z before the SyncFlash memory DQs go High-Z. In this case, at least a single-cycle delay should occur between the last read data and the WRITE command.

The DQM input is used to avoid I/O contention as shown in Figure 9. The DQM signal must be asserted (HIGH) at least two clocks prior to the WRITE command (DQM latency is two clocks for output buffers) to suppress data-out from the READ. Once the WRITE command is registered, the DQs will go High-Z (or remain

High-Z) regardless of the state of the DQM signal. The DQM signal must be de-asserted prior to the WRITE command (DQM latency is zero clocks for input buffers) to ensure that the written data is not masked. Figure 9 shows the case where the clock frequency allows for bus contention to be avoided without adding a NOP cycle.


A fixed-length or full-page read burst can be truncated with ACTIVE TERMINATE (which may or may not be bank specific) or BURST TERMINATE (which is not bank specific). The ACTIVE TERMINATE or BURST TERMINATE command should be issued  $x$  cycles before the clock edge at which the last desired data element is valid, where  $x$  equals the CAS latency minus one. This is shown in Figure 11 for each possible CAS latency; data element  $n + 3$  is the last desired data element of a burst of four or the last desired of a longer burst.

**Figure 9**  
**HCS READ to WRITE**



**NOTE:** A CAS latency of three is used for illustration. The READ command may be to any bank, and the WRITE command may be to any bank. If a CAS latency of one is used, then DQM is not required.


**Figure 10**  
**HCS READ to WRITE with Extra Clock Cycle**



**NOTE:** A CAS latency of three is used for illustration. The READ command may be to any bank, and the WRITE command may be to any bank.

DON'T CARE

**Figure 11  
Terminating a Read Burst**



**NOTE:** DQM is LOW.

**DON'T CARE**



**WRITE BURSTS**

Write bursts are initiated with a WRITE command as shown in Figure 12. WRITE commands are preceded by an FCS program command. The 2 Meg x 32 features a 32-byte internal buffer, while the 4 Meg x 16 features a 16-byte internal write buffer which supports mode register programmed burst writes of 1, 2, 4, or 8 locations. The starting column and bank addresses are provided with the WRITE command. Once a WRITE command is registered, a READ command can be executed as defined by Truth Tables 4 and 5. An example is shown in Figure 14.

During write bursts, the first valid data-in element will be registered coincident with the WRITE command. Subsequent data elements will be registered on each successive positive clock edge. Upon completion of a fixed-length burst, assuming no other commands have been initiated, the DQs will remain High-Z and any additional input data will be ignored (see Figure 13).

**ACTIVE TERMINATE**

The ACTIVE TERMINATE command is functionally equivalent to the SDRAM PRECHARGE command. Unlike SDRAM, SyncFlash memory does not require a PRECHARGE command to deactivate the open row in a particular bank or the open rows in all banks. Asserting input A10 HIGH during an ACTIVE TERMINATE command will terminate a BURST READ in any bank. When A10 is low during an ACTIVE TERMINATE command, BA0 and BA1 will determine which bank will undergo a

terminate operation. ACTIVE TERMINATE is considered a NOP for banks not addressed by A10, BA0, BA1 (see Figure 15).

**POWER-DOWN**

Power-down occurs if CKE is registered LOW coincident with a NOP or COMMAND INHIBIT when no accesses are in progress. Entering power-down deactivates the input and output buffers (excluding CKE) after internal state machine operations (including WRITE operations) are completed for power savings while in standby (see Figure 16).

The power-down state is exited by registering a NOP or COMMAND INHIBIT and CKE HIGH at the desired clock edge (meeting  $t_{CKS}$ ).


See the Reset/Deep Power-Down description in the Flash Memory Functional Description for maximum power savings mode.

**CLOCK SUSPEND**


The clock suspend mode occurs when a column access/burst is in progress and CKE is registered LOW. In the clock suspend mode, the internal clock is deactivated, "freezing" the synchronous logic.

For each positive clock edge on which CKE is sampled LOW, the next internal positive clock edge is suspended. Any command or data present on the input pins at the time of a suspended internal clock edge is ignored, any data present on the DQ pins remains driven, and burst counters are not incremented, as long as the clock is suspended (see examples in Figures 17 and 18).

**Figure 12  
WRITE Command**



**Figure 13  
Write Burst**



NOTE: Burst length = 2. DQM is LOW.

DON'T CARE




Clock suspend mode is exited by registering CKE HIGH; the internal clock and related operation will resume on the subsequent positive clock edge.

**BURST READ/SINGLE WRITE**


The burst read/single write mode is entered by programming the write burst mode bit (M9) in the mode register to a logic 1. All WRITE commands result in the access of a single column location (burst of one). READ commands access columns according to the programmed burst length and sequence.

**Figure 14**  
**HCS WRITE to READ**




**NOTE:** A CAS latency of two is used for illustration. The WRITE command may be to any bank and the READ command may be to any bank. DQM is LOW. For more details, refer to Truth Tables 4 and 5.

**Figure 15**  
**Terminating a Write Burst**




**NOTE:** DQMs are LOW, and burst length >1. BURST TERMINATE command causes data on DQ to become invalid.

**Figure 16**  
**Power-Down**




**Figure 17**  
**Clock Suspend During Write Burst**



**NOTE:** For this example, burst length = 4 or greater, and DQM is LOW.

**Figure 18**  
**Clock Suspend During Read Burst**



**NOTE:** For this example, CAS latency = 2, burst length = 4 or greater, and DQM is LOW.

DON'T CARE

**TRUTH TABLE 3 – CKE**

(Notes: 1–4)

CKE <sub>n-1</sub>	CKE <sub>n</sub>	CURRENT STATE	COMMAND <sub>n</sub>	ACTION <sub>n</sub>	NOTES
L	L	Clock Standby	X	Maintain Clock Standby	
		Clock Suspend	X	Maintain Clock Suspend	
L	H	Clock Standby	COMMAND INHIBIT or NOP	Exit Clock Standby	5
		Clock Suspend	X	Exit Clock Suspend	6
H	L	No Burst in Progress	COMMAND INHIBIT or NOP	Clock Standby	
		Reading	VALID	Clock Suspend	
H	H		See Truth Table 4		

- NOTE:**
1. "CKE<sub>n</sub>" is the logic state of CKE at clock edge *n*; "CKE<sub>n-1</sub>" was the state of CKE at the previous clock edge.
  2. "CURRENT STATE" is the state of the SyncFlash memory immediately prior to clock edge *n*.
  3. "COMMAND<sub>n</sub>" is the command registered at clock edge *n* and "ACTION<sub>n</sub>" is a result of COMMAND<sub>n</sub>.
  4. All states and sequences not shown are illegal or reserved.
  5. Exiting power-down at clock edge *n* will put the device in the idle state in time for clock edge *n + 1* (provided that <sup>t</sup>CKS is met).
  6. After exiting clock suspend at clock edge *n*, the device will resume operation and recognize the next command at clock edge *n + 1*.

**TRUTH TABLE 4 – CURRENT STATE BANK  $n$ ; COMMAND TO BANK  $n$** 

(Notes: 1–6)

CURRENT STATE	CS#	RAS#	CAS#	WE#	COMMAND/ACTION	NOTES
Any	H	X	X	X	COMMAND INHIBIT (NOP/continue previous operation)	
	L	H	H	H	NO OPERATION (NOP/continue previous operation)	
Idle	L	L	H	H	ACTIVE (Select and activate row)	
	L	L	L	H	LOAD COMMAND REGISTER	
	L	L	L	L	LOAD MODE REGISTER	7
	L	L	H	L	ACTIVE TERMINATE	8
Row Active	L	H	L	H	READ (Select column and start Read burst)	
	L	H	L	L	WRITE (Select column and start WRITE)	
	L	L	H	L	ACTIVE TERMINATE	8
	L	L	L	H	LOAD COMMAND REGISTER	
Read	L	H	L	H	READ (Select column and start new Read burst)	
	L	L	H	L	ACTIVE TERMINATE	8
	L	H	H	L	BURST TERMINATE	9
	L	L	L	H	LOAD COMMAND REGISTER	
Write	L	H	L	H	READ (Select column and start new Read burst)	10
	L	L	L	H	LOAD COMMAND REGISTER	

- NOTE:**
- This table applies when  $CKE_{n-1}$  was HIGH and  $CKE_n$  is HIGH (see Truth Table 3).
  - This table is bank specific, except where noted; i.e., the Current State is for a specific bank and the commands shown are those allowed to be issued to that bank, when in that state. Exceptions are covered in the notes below.
  - Current state definitions:
    - Idle: The bank is not in read or write mode.
    - Row Active: A row in the bank has been activated and  $t_{RCD}$  has been met. No data bursts/accesses and no register accesses are in progress.
    - Read: A read burst has been initiated and has not yet terminated or been terminated.
    - Write: A WRITE operation has been initiated to the SyncFlash internal state machine (ISM) and has not yet completed.
  - The following states must not be interrupted by a command issued to the same bank. COMMAND INHIBIT or NOP commands, or allowable commands to the other bank, should be issued on any clock edge occurring during these states. Allowable commands to the other bank are determined by its current state and Truth Table 4, and according to Truth Table 5.
    - Active Terminate: Starts with registration of an ACTIVE TERMINATE command and ends on the next clock cycle. The bank will then be in the idle state.
    - Row Activating: Starts with registration of an ACTIVE command and ends when  $t_{RCD}$  is met. Once  $t_{RCD}$  is met, the bank will be in the row active state.
  - The following states must not be interrupted by any executable command; COMMAND INHIBIT or NOP commands must be applied on each positive clock edge during these states.
    - Accessing Mode
      - Register: Starts with registration of a LOAD MODE REGISTER command and ends when  $t_{MRD}$  has been met. Once  $t_{MRD}$  is met, the SyncFlash memory will be in the all banks idle state.
      - Initialize Mode: Starts with RP# transitioning from LOW to HIGH and ends after 100 $\mu$ s delay.
  - All states and sequences not shown are illegal or reserved.
  - Not bank specific; requires that all banks are idle.
  - May or may not be bank specific.
  - Not bank specific; BURST TERMINATE affects the most recent read burst, regardless of bank.
  - A READ operation to the bank under ISM control will output the contents of the row activated prior to the LCR/active/write sequence (see Truth Table 2a).

**TRUTH TABLE 5 – CURRENT STATE BANK  $n$ ; COMMAND TO BANK  $m$** 

(Notes: 1–6)

CURRENT STATE	CS#	RAS#	CAS#	WE#	COMMAND/ACTION
Any	H	X	X	X	COMMAND INHIBIT (NOP/continue previous operation)
	L	H	H	H	NO OPERATION (NOP/continue previous operation)
Idle	X	X	X	X	Any command otherwise allowed to Bank $m$
Row Activating, Active, or Active Terminate	L	L	H	H	ACTIVE (Select and activate row)
	L	H	L	H	READ (Select column and start read burst)
	L	H	L	L	WRITE (Select column and start WRITE)
	L	L	H	L	ACTIVE TERMINATE
	L	L	L	H	LOAD COMMAND REGISTER
Read	L	L	H	H	ACTIVE (Select and activate row)
	L	H	L	H	READ (Select column and start new read burst)
	L	L	H	L	ACTIVE TERMINATE
	L	L	L	H	LOAD COMMAND REGISTER
Write	L	L	H	H	ACTIVE (Select and activate row)
	L	H	L	H	READ (Select column and start read burst)
	L	L	H	L	ACTIVE TERMINATE
	L	H	H	L	BURST TERMINATE
	L	L	L	H	LOAD COMMAND REGISTER (HCS)

- NOTE:**
- This table applies when  $CKE_{n-1}$  was HIGH and  $CKE_n$  is HIGH (see Truth Table 3).
  - This table describes alternate bank operation, except where noted; i.e., the current state is for bank  $n$  and the commands shown are those allowed to be issued to bank  $m$  (assuming that bank  $m$  is in such a state that the given command is allowable). Exceptions are covered in the notes below.
  - Current state definitions:
    - Idle: The bank is not in initialize, read, write mode.
    - Row Active: A row in the bank has been activated and  $t_{RCD}$  has been met. No data bursts/accesses and no register accesses are in progress.
    - Read: A read burst has been initiated and has not yet terminated or been terminated.
    - Write: A WRITE operation has been initiated to the SyncFlash ISM and has not yet completed.
  - LOAD MODE REGISTER command may only be issued when all banks are idle.
  - A BURST TERMINATE command cannot be issued to another bank; it applies to the bank represented by the current state only.
  - All states and sequences not shown are illegal or reserved.



## FLASH MEMORY

### FUNCTIONAL DESCRIPTION

The SyncFlash memory incorporates a number of features that make it ideally suited for code storage and execute-in-place applications on an SDRAM bus. The memory array is segmented into individual erase blocks. Each block may be erased without affecting data stored in other blocks. These memory blocks are read, programmed, and erased by issuing commands to the command execution logic (CEL). The CEL controls the operation of the internal state machine (ISM), which completely controls all READ DEVICE CONFIGURATION, READ STATUS REGISTER, CLEAR STATUS REGISTER, RESET DEVICE/CONFIRM, PROGRAM SETUP/CONFIRM, PROTECT BLOCKS/CONFIRM, PROTECT DEVICE/CONFIRM, UNPROTECT DEVICE/CONFIRM, UNPROTECT BLOCKS/CONFIRM, ERASE NVMODE REGISTER, PROGRAM NVMODE REGISTER, DISABLE HARDWARE LCR, ERASE SETUP CONFIRM and CHIP INITIALIZATION operations. The ISM protects each memory location from overerasure and optimizes each memory location for maximum data retention. In addition, the ISM greatly simplifies the control necessary for programming the device in-system or in an external programmer.

The Flash Memory Functional Description provides detailed information on the operation of the SyncFlash memory and is organized into these sections:

- Command Interface
- Memory Architecture
- Output (READ) Operations
- Input Operations
- Command Execution
- Reset/Power-Down Mode
- Error Handling
- PROGRAM/ERASE Cycle Endurance

### FLASH COMMAND SEQUENCE

All Flash operations are performed using either a hardware command sequence (HCS) or a software command sequence (SCS). The HCS operations are used in systems that support the LOAD COMMAND REGISTER (LCR) command. In systems that do not have the ability to generate an LCR command, SCS operations can be used for Flash operations. A Flash command sequence (FCS) is used to describe Flash operations where the actual implementation (HCS or SCS) is not relevant.

#### HARDWARE COMMAND SEQUENCE (HCS)

All HCS operations are executed with LCR, LCR/ACTIVE/READ, or LCR/ACTIVE/WRITE commands and command sequences as defined in Truth Tables 1 and 2a. See PROGRAM/ERASE diagram for timing information. See the SDRAM Interface Functional Description for information on reading the memory array.

Address pins A0–A7 are used to input 8-bit commands during the LCR command cycle. This command will identify which Flash operation is initiated.

Certain LCR/active/write command sequences require an 8-bit confirmation code on the WRITE cycle. The confirmation code is input on DQ0–DQ7.

#### SOFTWARE COMMAND SEQUENCE (SCS)

Flash operations can also be performed using an SCS. The SCS uses a series of standard CPU READ and WRITE op-codes to perform Flash operations. This command interface is similar to the multistep sequence common in standard Flash components. Table 3 is an example of programming data into a particular address using SCS. See Truth Table 2b for a description of SCS operations.

**Table 3<sup>1</sup>**  
**Software Code to Program Data Value 1234h to Address 0000h Using SCS**

ASSEMBLY CODE EXECUTED		SDRAM COMMANDS ISSUED			
OP-CODE	ADDRESS, DATA	COMMAND	BANK	ADDRESS	DATA
WRITE	00000055h, 00000000h	ACTIVE WRITE	0h 0h	000h 55h	XXXX 0000h
WRITE	0000552Ah, 00000055h	ACTIVE WRITE	0h 0h	055h 2Ah	XXXX 0055h
WRITE	00008040h, 000000A0h	ACTIVE WRITE	0h 0h	080h 40h	XXXX 00A0h
WRITE	00000000h, 00001234h	ACTIVE WRITE	0h 0h	000h 00h	XXXX 1234h

**NOTE:** 1. This is a programming example for the 4 Meg x 16.



When a CPU executes a WRITE op-code to a memory address configured for SDRAM, the memory controller issues an ACTIVE command followed by a WRITE command. A similar ACTIVE/READ pair is also issued during a READ operation. By issuing ACTIVE/WRITE and ACTIVE/READ pairs with predefined address and data values, any of the Flash commands can be performed.

## MEMORY ARCHITECTURE

The 64Mb SyncFlash memory is a four-bank architecture with four erasable blocks per bank. By erasing blocks rather than the entire array, the total device endurance is enhanced, as is system flexibility. Only the ERASE and BLOCK PROTECT functions are block oriented. The four banks have simultaneous read-while-write functionality. An ISM PROGRAM or ERASE operation to any bank can occur simultaneously to a READ to any other bank.

The SyncFlash memory has a single background operation ISM to control power-up initialization, ERASE, PROGRAM, and PROTECT operations. ISM operations are initiated with an HCS or SCS. Only one ISM operation can occur at any time; however, certain other commands, including READ operations, can be performed while an ISM operation is taking place. A new HCS or SCS will not be permitted until the current ISM operation is complete.

An operational command controlled by the ISM is defined as either a bank-level operation or a device-level operation. PROGRAM and ERASE are bank-level ISM operations. After an ISM bank-level operation has been initiated, a READ may be issued to any bank; however, a READ to the bank under ISM control will output the contents of the row activated prior to the HCS or SCS. CHIP INITIALIZE, HARDWARE LCR DISABLE, ERASE NVMODE REGISTER, PROGRAM NVMODE REGISTER, BLOCK PROTECT, DEVICE PROTECT, and UNPROTECT ALL BLOCKS are device-level ISM operations. Once an ISM device-level operation has been initiated, a READ to any bank will output the contents of the array. A READ STATUS REGISTER command sequence may be issued to determine completion of the ISM operation. When SR7 = 1, the ISM operation is complete and a new ISM operation may be initiated.

## PROTECTED BLOCKS

The 64Mb SyncFlash devices are organized into 16 erasable memory blocks. Each block may be software protected by issuing the appropriate FCS for a BLOCK PROTECT operation.

The blocks at locations 0 and 15 have additional protection to prevent inadvertent PROGRAM or ERASE operations in platforms where Vih is not available. Once

a PROTECT BLOCK operation has been executed to these blocks, an UNPROTECT ALL BLOCKS operation will unlock all blocks except the blocks at locations 0 and 15 unless RP# = V<sub>HH</sub>. This provides additional security for critical code during in-system firmware updates should an unintentional power disruption or system reset occur.

A second level of block protection is possible by completing a hardware DEVICE PROTECT operation. DEVICE PROTECT prevents block protect bit modification.

The protection status of any block may be checked by reading the protect bits with a read device configuration command sequence.

## COMMAND EXECUTION LOGIC (CEL)

SyncFlash operations are executed by issuing the appropriate commands to the CEL. The CEL receives and interprets commands to the device. These commands control the operation of the ISM and the read path (i.e., memory array, device configuration, or status register). Commands may be issued to the CEL while the ISM is active. However, there are restrictions on what commands are allowed in this condition. See the Command Execution section for more details.

## INTERNAL STATE MACHINE (ISM)

Power-up initialization, erase, program, and protect timings are simplified by using an ISM to control all programming algorithms in the memory array. The ISM ensures protection against overerase and optimizes programming margin to each cell.

During PROGRAM operations, the ISM automatically increments and monitors PROGRAM attempts, verifies programming margin on each memory cell and updates the ISM status register. When BLOCK ERASE is performed, the ISM automatically overwrites the entire addressed block (eliminates overerase), increments and monitors ERASE attempts, and sets bits in the ISM status register.

## ISM STATUS REGISTER

The 16-bit ISM status register allows an external processor to monitor the status of the ISM during device initialization, ERASE NVMODE REGISTER, PROGRAM NVMODE REGISTER, PROGRAM, ERASE, BLOCK PROTECT, DEVICE PROTECT or UNPROTECT ALL BLOCKS, and any related errors. ISM operations and related errors can be monitored by reading status register bits on DQ0–DQ8.

All of the defined bits are set by the ISM, but only the ISM status bits (SR0, SR1, SR2, SR7) are cleared by the ISM. The erase/unprotect block, program/protect block, and device protection bits must be cleared by

the host system using the CLEAR STATUS REGISTER command. This allows the user to choose when to poll and clear the status register. For example, the host system may perform multiple PROGRAM operations before checking the status register instead of checking after each individual PROGRAM.

A V<sub>CC</sub> power sequence error is cleared by re-initializing the device.

Asserting the RP# signal or powering down the device will also clear the status register.

### OUTPUT (READ) OPERATIONS

SyncFlash memory features three different types of READs. Depending on the mode, a READ operation will produce data from the memory array, status regis-

ter, or one of the device configuration registers. SyncFlash memory is in the array read mode unless a status register or device register read is initiated or in progress.

A READ to the device configuration register or the status register must be issued as defined by the FCS. The burst length of data-out is defined by the mode register settings. Reading the device configuration register or status register will not disrupt data in a previously open (or “activated”) page. When the burst is complete, a subsequent READ will read the array. However, several differences exist and are described in the following section. Moving between modes to perform a specific READ will be covered in the Command Execution section.

**Figure 19**  
**2 Meg x 32 Memory Address Map**

ADDRESS RANGE						
	Bank	Row	Column			
Bank 3	3	7FF	FFh	128K-Dword Block 15		
	3	600	00h			
	3	5FF	FFh			
	3	400	00h			
	3	3FF	FFh			
	3	200	00h			
	3	1FF	FFh			
	3	000	00h			
	Bank 2	2	7FF		FFh	128K-Dword Block 11
		2	600		00h	
		2	5FF		FFh	
		2	400		00h	
2		3FF	FFh			
2		200	00h			
Bank 1	1	7FF	FFh	128K-Dword Block 7		
	1	600	00h			
	1	5FF	FFh			
	1	400	00h			
	1	3FF	FFh			
	1	200	00h			
Bank 0	0	7FF	FFh	128K-Dword Block 3		
	0	600	00h			
	0	5FF	FFh			
	0	400	00h			
	0	3FF	FFh			
	0	200	00h			
	0	1FF	FFh	128K-Dword Block 0		
	0	000	00h			

Dword-wide (x32)

- Unlock Blocks (RP# = V<sub>HH</sub>)
- Unlock Blocks (RP# = V<sub>IH</sub>)

**Figure 20**  
**4 Meg x 16 Memory Address Map**

ADDRESS RANGE						
	Bank	Row	Column			
Bank 3	3	FFF	FFh	256K-word Block 15		
	3	C00	00h			
	3	BFF	FFh			
	3	800	00h			
	3	7FF	FFh			
	3	400	00h			
	3	3FF	FFh			
	3	000	00h			
	Bank 2	2	FFF		FFh	256K-word Block 11
		2	C00		00h	
		2	BFF		FFh	
		2	800		00h	
2		7FF	FFh			
2		400	00h			
Bank 1	1	FFF	FFh	256K-word Block 7		
	1	C00	00h			
	1	BFF	FFh			
	1	800	00h			
	1	7FF	FFh			
	1	400	00h			
Bank 0	0	FFF	FFh	256K-word Block 3		
	0	C00	00h			
	0	BFF	FFh			
	0	800	00h			
	0	7FF	FFh			
	0	400	00h			
	0	3FF	FFh	256K-word Block 0		
	0	000	00h			

Word-wide (x16)

- Unlock Blocks (RP# = V<sub>HH</sub>)
- Unlock Blocks (RP# = V<sub>IH</sub>)

**NOTE:** See block lock and unlock flowchart sequences for additional information.



## MEMORY ARRAY

A READ command to any bank will output the contents of the memory array. While a PROGRAM or ERASE ISM operation is in progress, a READ to any location in the bank under ISM control will output the contents of the row activated prior to an FCS; a READ to any other bank will output the contents of the array. All commands and their operations are covered in the SDRAM Interface Functional Description section.

## STATUS REGISTER

Reading the status register requires an FCS. The status register contents are latched on the next positive clock edge subject to CAS latencies. The burst length of the status register data-out is defined by the mode register.

All commands and their operations are covered in the Command Execution section.

## DEVICE CONFIGURATION REGISTERS

To read the device ID, manufacturer compatibility ID, device protection status, block protect status, and the hardware LCR disable bit, the appropriate command sequence for READ DEVICE CONFIGURATION must be issued. This is the same input sequencing used when reading the status register, except that specific addresses must be issued.

## INPUT OPERATIONS

An FCS is required to program the array, or to perform an ERASE, PROTECT, UNPROTECT, or HARDWARE LCR DISABLE operation. The first cycle of an input operation is an FCS operation where inputs A0–A7 determine the input command being executed to the CEL. An input operation will not disrupt data in a previously opened page.

The DQ pins are used either to input data to the array or to input a command to the CEL during the WRITE cycle.

More information describing how to program, erase, protect, or unprotect the device is provided in the Command Execution section.

## MEMORY ARRAY

Programming or erasing the memory array sets the desired bits to logic 0s but cannot change a given bit to a logic 1 from a logic 0. Setting any bit to a logic 1 requires that the entire block be erased. Programming a protected block requires that the RP# pin be brought to V<sub>HH</sub>. A0–A10 (x32), A0–A11 (x16) provide the address to be programmed, while the data to be programmed in

the array is input on the DQ pins. The data and addresses are latched on the rising edge of the clock. Details on how to input data to the array is covered in the Command Execution section.

## COMMAND EXECUTION

Commands are issued to bring the device into different operational modes. Each mode has specific operations that can be performed while in that mode. All HCS modes require that an LCR/active/read or LCR/active/write sequence be issued, except CLEAR STATUS REGISTER, which is a single LCR command. Inputs A0–A7 during the FCS determine the operation being performed. The following section describes the properties of each mode, and Truth Tables 1, 2a, and 2b list all commands and command sequences required to perform the desired operation. Read-while-write functionality allows a background operation program or erase to any bank while simultaneously reading any other bank.

The HCS operations in Truth Table 2a must be completed on consecutive clock cycles. However, in order to reduce bus contention issues, an unlimited number of NOPs or COMMAND INHIBITs can be issued throughout the LCR/active/write command sequence. For additional protection, these command sequences must have the same bank address for the three command cycles.

The SCS operations described in Truth Table 2b must also be completed on adjacent clock cycles. The SCS operation will allow NOP, COMMAND INHIBIT, REFRESH, and BURST TERMINATE commands to be issued during the sequence without aborting the sequence. All steps in the SCS must access the same bank or the operation will be aborted and the device will return to the read array mode.

If the bank address changes during the FCS or if the command sequences are not consecutive (other than NOPs and COMMAND INHIBITs), the program and erase status bits (SR4 and SR5) will be set and the desired operation will be aborted.

For additional protection, these command sequences must have the same bank address during all command cycles.

## STATUS REGISTER

Reading and clearing the status register requires an FCS. During status reads, the status register contents are latched on the next positive clock edge, subject to CAS latencies, for a burst length defined by the mode register.



## DEVICE CONFIGURATION

To read the device ID, manufacturer compatibility ID, device protect bit, and each of the block protect bits, the appropriate FCS operation for READ DEVICE CONFIGURATION must be issued. Specific configuration addresses must be issued to read the desired information. The manufacturer compatibility ID is read at 000h; the device ID is read at 001h. The manufacturer compatibility ID and device ID are output on DQ0–DQ7. The device protect bit is read at 003h; and each of the block protect bits is read on the third address location within each block (x02h). The device and block protect bits are output on DQ0. The mode register is read from address 004h. The hardware load command register bit is available on bit 0 of address 005h. A LOW on bit zero means that HCS operations are disabled and a HIGH means that HCS operations are allowed.

The device configuration register contents are output subject to CAS latencies for a burst length defined by the mode register.

## PROGRAM SEQUENCE

Using an HCS operation, three commands on consecutive clock edges are required to input data to the array (NOPs and COMMAND INHIBITS are permitted between cycles). See Table 2a. In the first cycle, LOAD COMMAND REGISTER is issued with PROGRAM SETUP (40h) on A0–A7, and the bank address is issued on BA0, BA1. The next command is ACTIVE, which identifies the row address and confirms the bank address. The third cycle is WRITE, during which the column address, the bank address, and data are issued.

To perform a program operation using an SCS operation, the system executes a series of WRITE op-codes using a predetermined set of address/data values (see Truth Table 2b). The SCS operation will result in the command register being loaded with the PROGRAM command (40h), and the CEL being loaded with the address and data value to be programmed.

The ISM status bit will be set on the following clock edge (subject to CAS latencies).

While the ISM is programming the array, the ISM status bit (SR7) will be at “0.” When the ISM status bit (SR7) is set to a logic 1, programming is complete, and the bank will be in the array read mode and ready for a new ISM operation.

Programming hardware-protected blocks requires that the RP# pin be set to V<sub>HH</sub> during the FCS, and RP# must be held at V<sub>HH</sub> until the ISM PROGRAM operation is complete. The program and erase status bits (SR4 and SR5) will be set and the operation aborted if the FCS command sequence is not completed on consecutive cycles or the bank address changes for any of the

three cycles. After the ISM has initiated programming, it cannot be aborted except by a reset or by powering down the device. Doing either while programming the array will corrupt the data being written.

## ERASE SEQUENCE

Executing an erase sequence will set all bits within a block to logic 1. The HCS necessary to execute an ERASE is similar to that of a PROGRAM. To provide added security against accidental block erasure, three consecutive command sequences on consecutive clock edges are required to initiate an ERASE of a block. See Table 2a. In the first cycle, LOAD COMMAND REGISTER is issued with ERASE SETUP (20h) on A0–A7, and the bank address of the block to be erased is issued on BA0, BA1. The next command is ACTIVE, where A10, A11, BA0, and BA1 provide the address of the block to be erased. The third cycle is WRITE, during which ERASE CONFIRM (D0h) is issued on DQ0–DQ7 and the bank address is reissued. The ISM status bit will be set on the following clock edge (subject to CAS latencies).

After ERASE CONFIRM (D0h) is issued, the ISM will start erasing the addressed block. When the ERASE operation is complete, the bank will be in the array read mode and ready for an executable command. Erasing hardware-protected blocks also requires that the RP# pin be set to V<sub>HH</sub> prior to the third cycle (WRITE), and RP# must be held at V<sub>HH</sub> until the ERASE operation is complete (SR7 = 1). If the HCS is not completed on consecutive cycles (NOP, COMMAND INHIBIT, PRECHARGE, and REFRESH are permitted between cycles) or the bank address changes for one or more of the command cycles, the program and erase status bits (SR4 and SR5) will be set.

During the SCS operation, eight commands on consecutive clock edges are required to input data to the array (NOP and COMMAND INHIBIT are permitted between cycles). See Table 2b. After the first five setup cycles, the next three cycles are identical to the normal LCR command sequence except the command for the first of last three cycles is a WRITE instead of an LCR. The ISM status bit is set on the following clock edge (subject to CAS latencies), indicating the ERASE operation is in progress.

## PROGRAM AND ERASE NVMODE REGISTER

The contents of the mode register may be copied into the nvmode register with a PROGRAM NVMODE REGISTER command. Prior to programming the nvmode register, an erase nvmode register command sequence must be completed to set all bits in the nvmode register to logic 1. The command sequence necessary to execute an ERASE NVMODE REGISTER and PROGRAM NVMODE REGISTER is similar to that



of a program sequence. See Truth Tables 2a and 2b for more information on the FCS operations necessary to complete ERASE NVMODE REGISTER and PROGRAM NVMODE REGISTER.

### BLOCK PROTECT/UNPROTECT SEQUENCE

Executing a block protect sequence enables the first level of software/hardware protection for a given block. The command sequence necessary to execute a BLOCK PROTECT is similar to that of a program sequence. To provide added security against accidental block protection, three consecutive command cycles are required to initiate a BLOCK PROTECT during a normal HCS. In the first cycle, LOAD COMMAND REGISTER is issued with PROTECT SETUP (60h) on A0–A7, and the bank address of the block to be protected is issued on BA0, BA1. The next cycle is ACTIVE, which identifies a row in the block to be protected and confirms the bank address. The third cycle is WRITE, during which BLOCK PROTECT CONFIRM (01h) is issued on DQ0–DQ7, and the bank address is reissued. The ISM status bit is set on the following clock edge (subject to CAS latencies), indicating the PROTECT operation is in progress.

If the LCR/ACTIVE/WRITE is not completed on consecutive cycles (NOP and COMMAND INHIBIT, REFRESH, and PRECHARGE are permitted between cycles), or the bank address changes, the write and erase status bits (SR4 and SR5) will be set and the operation will be aborted. When the ISM status bit (SR7) is set to a logic 1, the PROTECT is complete.

During the SCS operation, eight commands on consecutive clock edges are required to input data to the array (NOP, COMMAND INHIBIT, REFRESH, and PRECHARGE are permitted between cycles). After the first six setup cycles, the last 2 cycles are identical to the normal HCS. The ISM status bit is set on the following clock edge (subject to CAS latencies) indicating the PROTECT operation is in progress.

Once a block protect bit has been set to a “1” (protected), it can only be reset to a “0” if the UNPROTECT ALL BLOCKS command is executed. The unprotect all blocks command sequence is similar to the block protect sequence; however, in the last FCS cycle, a WRITE is issued with UNPROTECT ALL BLOCKS CONFIRM (D0h) and addresses are “Don’t Care.” For additional information, refer to Truth Tables 2a and 2b.

The blocks at locations 0 and 15 have additional security. Once the block-protect bits at locations 0 and 15 have been set to a “1” (protected), each bit can only be reset to a “0” if RP# is brought to V<sub>HH</sub> prior to the third cycle (WRITE) of the UNPROTECT operation and held at V<sub>HH</sub> until the operation is complete (SR7 = 1).

If the device protect bit is set, RP# must be brought to V<sub>HH</sub> prior to the last FCS cycle and held at V<sub>HH</sub> until the BLOCK PROTECT or UNPROTECT ALL BLOCKS operation is complete.

To check a block’s protect status, a read device configuration command sequence may be issued.

### DEVICE PROTECT SEQUENCE

Executing a device protect command sequence sets the device protect bit to a “1” and prevents block protect bit modification. The command sequence necessary to execute a DEVICE PROTECT is similar to that of a PROGRAM sequence. During normal HCS operation, LOAD COMMAND REGISTER is issued in the first cycle with protect setup (60h) on A0–A7, and a bank address is issued on BA0, BA1. The bank address is “Don’t Care,” but the same bank address must be used for all three cycles. The next cycle is ACTIVE. The third cycle is WRITE, during which DEVICE PROTECT (F1h) is issued on DQ0–DQ7. RP# must be brought to V<sub>HH</sub> prior to registration of the WRITE command.

During the SCS, eight commands on consecutive clock edges are required to input data to the array (NOP, COMMAND INHIBIT, REFRESH, PRECHARGE, and BURST TERMINATE are permitted between cycles). After the first five setup cycles, the last three cycles are identical to the normal HCS, except the command for the first of the last three cycles is a WRITE instead of an LCR. The ISM status bit is set on the following clock edge (subject to CAS latencies). RP# must be held at V<sub>HH</sub> until the PROTECT operation is complete (SR7 = 1).

Once the device protect bit is set, it can be reset by issuing an UNPROTECT BLOCK command with RP# = V<sub>HH</sub>. With the device protect bit set to a “1,” BLOCK PROTECT or BLOCK UNPROTECT is prevented unless RP# is at V<sub>HH</sub> during either operation. The device protect bit does not affect PROGRAM or ERASE operations.

### CHIP INITIALIZE SEQUENCE

Executing a chip initialize sequence can be accomplished one of two ways. The first option is a hardware initiated power-up using the RP# transition to initiate a reset. A successful entry into the reset mode requires that RP# be held LOW for a minimum of 5μs before transitioning HIGH.

The second option is called a software initiated power-up, which requires an INITIALIZE DEVICE FCS operation for a successful entry into reset mode.

During an HCS INITIALIZE DEVICE operation, the LOAD COMMAND REGISTER command is issued in the first cycle with CHIP INITIALIZE (68h) issued on A0–A7, and a bank address issued on BA0, BA1. The



bank address is “Don’t Care,” but the same bank address must be used for all three cycles. The second cycle is ACTIVE, and the third cycle is WRITE, during which C0h is issued on DQ0-DQ7. Once the last command is issued, the initialization sequence will commence.

During an SCS INITIALIZE DEVICE operation, eight commands on consecutive clock edges are required to input data to the array (NOP, COMMAND INHIBIT, REFRESH, PRECHARGE, and BURST TERMINATE are permitted between cycles). After the first five setup cycles, the last three cycles are identical to a typical HCS, except the command for the first of the last three cycles is a WRITE instead of an LCR. Once the last command is issued, the initialization sequence will commence.

The initialization sequence is completed either by allowing a time period of 100 $\mu$ s to elapse or by checking for SR7 = 1.

#### DISABLE LCR SEQUENCE

In some systems the SDRAM controller does not support the generation of the LCR command. These systems will likely find that the SCS is more practical for performing Flash operations. The DISABLE LCR command can be issued with either an HCS or SCS operation. Once issued, the DISABLE LCR bit will no longer allow HCS operations. Note that unless DISABLE LCR is issued, the device can function in either HCS or SCS mode.

#### RESET/DEEP POWER-DOWN MODE

To allow for maximum power conservation, the device features a very low current, deep power-down mode.

To enter this mode, RP# (reset/power-down) is taken to  $V_{ss} \pm 0.2V$ . To prevent an inadvertent reset, RP# must be held at  $V_{ss}$  for at least 5 $\mu$ s prior to the device entering the reset/deep power-down mode. After the device enters the reset/deep power-down mode, a transition from LOW to HIGH on RP# results in a device power-up initialization sequence as outlined in the Chip Initialization section. When the device enters the deep power-down mode, all buffers excluding the RP# buffer are disabled and the current draw is a maximum of 50 $\mu$ A at 3.3V  $V_{cc}$ . The input to RP# must remain at  $V_{ss}$  during deep power-down. Entering the reset mode clears the status register.

#### ERROR HANDLING

After the ISM status bit (SR7) has been set, the device protect (SR3), write/protect block (SR4) and erase/unprotect (SR5) status bits may be checked. If one or a combination of SR3, SR4, SR5 status bits has been set, an error has occurred. SR8 is set when an inadvertent power failure occurs during device initialization. The device should be reinitialized to ensure proper device operation. The ISM cannot reset SR3, SR4, SR5, or SR8. To clear these bits, CLEAR STATUS REGISTER command must be given. Table 6 lists the combination of errors.

#### PROGRAM/ERASE CYCLE ENDURANCE

SyncFlash memory is designed and fabricated to meet advanced code and data storage requirements. Operation outside specification limits may reduce the number of PROGRAM and ERASE cycles that can be performed on the device. Each block is designed and processed for a minimum of 100,000-PROGRAM/ERASE-cycle endurance.



**Table 4**  
**Status Register Bit Definition<sup>1</sup>**

R	VPS	ISMS	R	ES	WS	DPS	BISMS	DBS
15–9	8	7	6	5	4	3	2–1	0

STATUS BIT #	STATUS REGISTER BIT	DESCRIPTION
SR15–SR9	RESERVED	Reserved for future use.
SR8	V <sub>CC</sub> POWER SEQUENCE STATUS (VPS) 1 = Power-up incomplete error 0 = Power-up complete	VPS is set if there has been a power disruption that may result in undefined device operation. A VPS error is only cleared by re-initializing the device.
SR7	ISM STATUS (ISMS) 1 = Ready 0 = Busy	The ISMS bit displays the active status of the state machine when performing PROGRAM, BLOCK ERASE or CHIP INITIALIZE. The controlling logic polls this bit to determine when the erase and program status bits are valid. This bit can be monitored to determine the completion of power-up initialization after CHIP INITIALIZATION sequence is issued.
SR6	RESERVED	Reserved for future use.
SR5	ERASE/UNPROTECT BLOCK STATUS (ES) 1 = BLOCK ERASE or BLOCK UNPROTECT error 0 = Successful BLOCK ERASE or UNPROTECT	ES is set to "1" after the maximum number of ERASE cycles is executed by the ISM without a successful verify. This bit is also set to "1" if a BLOCK UNPROTECT operation is unsuccessful. ES is only cleared by a CLEAR STATUS REGISTER command or by a RESET.
SR4	PROGRAM/PROTECT BLOCK STATUS (WS) 1 = PROGRAM or BLOCK PROTECT error 0 = Successful BLOCK ERASE or UNPROTECT	WS is set to "1" after the maximum number of PROGRAM cycles is executed by the ISM without a successful verify. This bit is also set to "1" if a BLOCK or DEVICE PROTECT operation is unsuccessful. WS is only cleared by a CLEAR STATUS REGISTER command or by a RESET.
SR3	DEVICE PROTECT STATUS (DPS) 1 = Device protected, invalid operation attempted 0 = Device unprotected or RP# condition met	DPS is set to "1" if an invalid PROGRAM, ERASE, PROTECT BLOCK, PROTECT DEVICE or UNPROTECT ALL BLOCKS is met. After one of these commands is issued, the condition of RP#, the block protect bit and the device protect bit are compared to determine if the desired operation is allowed. Must be cleared by CLEAR STATUS REGISTER or by a RESET.
SR2 SR1	BANKA1 ISM STATUS (BISMS) BANKA0 ISM STATUS	When SR0 = 0, the bank under ISM control can be decoded from SR1, SR2: [0,0] Bank 0; [0,1] Bank 1; [1,0] Bank 2; [1,1] Bank 3. SR1, SR2 is valid when SR7 = 0. When SR7 = 1, SR1, SR2 is reset to "0."
SR0	DEVICE/BANK ISM STATUS (DBS) 1 = Device-level ISM operation 0 = Bank-level ISM operation	DBS is set to "1" if the ISM operation is a device-level operation. A valid READ to any bank can immediately follow the registration of an ISM PROGRAM operation. When DBS is set to "0," the ISM operation is a bank-level operation. A READ to the bank under ISM control will output the contents of the row activated prior to the FCS. SR1 and SR2 can be decoded to determine which bank is under ISM control. SR0 is used in conjunction with SR7, and is valid when SR7 = 0. When SR7 = 1, SR0 is reset to "0."

**NOTE:** 1. SR3–SR5 must be cleared with CLEAR STATUS REGISTER prior to initiating an ISM WRITE operation for the status bits to be valid.  
2. x32: SR32–SR16 is a copy of SR15–SR0.



**Table 5**  
**Device Configuration**

DEVICE CONFIGURATION	CONFIGURATION ADDRESS	DATA	CONDITION	NOTES
Manufacturer Compatibility ID	000h	xx2Ch	Manufacturer compatibility ID read	1
Device ID	x32: 001h	xxD4h	Device ID read	1
	x16: 001h	xxD5h	Device ID read	1
Block Protect Bit	x02h	DQ0 = 1	Block protected	2, 3
	x02h	DQ0 = 0	Block unprotected	
Device Protect Bit	003h	DQ0 = 1	Block protect modification prevented	3
	003h	DQ0 = 0	Block protect modification enabled	
Mode Register	004h		Mode register definition data	4
Hardware LCR Disable	005h	DQ0 = 1	Hardware LCR is disabled	3, 5
	005h	DQ0 = 0	Hardware LCR is enabled	

FLASH

- NOTE:**
1. DQ8–DQ15 are “Don’t Care.” For x32, DQ31–DQ16 are a copy of DQ15–DQ0.
  2. Address to read block protect bit is always the third location within each block.  
x32: X = 0, 2, 4, 6h; BA0, BA1 required.  
x16: X = 0, 4, 8, Ch; BA0, BA1 required.
  3. DQ1–DQ7 are reserved, DQ8–DQ15 are “Don’t Care.” For x32, DQ31–DQ16 are a copy of DQ15–DQ0.
  4. See Figure 1 for more information.
  5. Factory preset is “0.”




**Table 6**  
**Status Register Codes<sup>1</sup>**

STATUS REGISTER CODE	SR8	SR7	SR6	SR5	SR4	SR3	SR2	SR1	SR0	STATE MACHINE DESCRIPTION
000h	0	0	0	0	0	0	0	0	0	Busy – ERASE or PROGRAM cycle for Bank 0
001h	0	0	0	0	0	0	0	0	1	Busy – BLOCK PROTECT or UNPROTECT cycle
002h	0	0	0	0	0	0	0	1	0	Busy – ERASE or PROGRAM cycle for Bank 1
003h	0	0	0	0	0	0	0	1	1	Busy – DEVICE PROTECT cycle
004h	0	0	0	0	0	0	1	0	0	Busy – ERASE or PROGRAM cycle for Bank 2
005h	0	0	0	0	0	0	1	0	1	Busy – NVMODE ERASE or PROGRAM cycle
006h	0	0	0	0	0	0	1	1	0	Busy – ERASE or PROGRAM cycle for Bank 3
007h	0	0	0	0	0	0	1	1	1	Busy – INITIALIZATION cycle
010h	0	0	0	0	1	0	0	0	0	Busy – PROGRAM cycle error for Bank 0
011h	0	0	0	0	1	0	0	0	1	Busy – BLOCK PROTECT cycle error
012h	0	0	0	0	1	0	0	1	0	Busy – PROGRAM cycle error for Bank 1
013h	0	0	0	0	1	0	0	1	1	Busy – DEVICE PROTECT cycle error
014h	0	0	0	0	1	0	1	0	0	Busy – PROGRAM cycle error for Bank 2
015h	0	0	0	0	1	0	1	0	1	Busy – NVMODE PROGRAM cycle error
016h	0	0	0	0	1	0	1	1	0	Busy – PROGRAM cycle error for Bank 3
020h	0	0	0	1	0	0	0	0	0	Busy – ERASE cycle error for Bank 0
021h	0	0	0	1	0	0	0	0	1	Busy – BLOCK UNPROTECT cycle error
022h	0	0	0	1	0	0	0	1	0	Busy – ERASE cycle error for Bank 1
023h	0	0	0	1	0	0	0	1	1	Busy – DEVICE UNPROTECT cycle error
024h	0	0	0	1	0	0	1	0	0	Busy – ERASE cycle error for Bank 2
025h	0	0	0	1	0	0	1	0	1	Busy – NVMODE ERASE cycle error
026h	0	0	0	1	0	0	1	1	0	Busy – ERASE cycle error for Bank 3
080h	0	1	0	0	0	0	0	0	0	Ready – No errors
090h	0	1	0	0	1	0	0	0	0	Ready – PROGRAM or PROTECT cycle error
098h	0	1	0	0	1	1	0	0	0	Ready – Program/protect error and device/block protection error
0A0h	0	1	0	1	0	0	0	0	0	Ready – ERASE or UNPROTECT cycle error
0A8h	0	1	0	1	0	1	0	0	0	Ready – Erase/unprotect error and device/block protection error
0B0h	0	1	0	1	1	0	0	0	0	Ready – Command sequence error
0B8h	0	1	0	1	1	1	0	0	0	Ready – Command sequence error and device/block protection error
1xxh	1	X	X	X	X	X	X	X	X	Vcc error (power-up without initialization error)


**NOTE:** 1. SR3–SR5 must be cleared using CLEAR STATUS REGISTER.



**SELF-TIMED PROGRAM SEQUENCE<sup>1</sup>**




**COMPLETE PROGRAM STATUS-CHECK SEQUENCE**




FLASH

- NOTE:**
1. Sequence may be repeated for multiple PROGRAMs.
  2. FCS includes HCS and SCS.
  3. Complete status check is not required.
  4. The bank will be in array read mode.
  5. SR3–SR5 must be cleared using CLEAR STATUS REGISTER.

**SELF-TIMED BLOCK ERASE  
SEQUENCE<sup>1</sup>**



**COMPLETE BLOCK ERASE  
STATUS-CHECK SEQUENCE**




FLASH


- NOTE:**
1. Sequence may be repeated to erase multiple blocks.
  2. FCS includes HCS and SCS.
  3. RP# can be brought to V<sub>HH</sub> before the last command in the erase sequence is issued.
  4. Complete status check is not required.
  5. The bank will be in the array read mode.
  6. SR3–SR5 must be cleared using CLEAR STATUS REGISTER.



**BLOCK PROTECT SEQUENCE<sup>1</sup>**




**COMPLETE BLOCK PROTECT  
STATUS-CHECK SEQUENCE**




FLASH

- NOTE:**
1. Sequence may be repeated for multiple BLOCK PROTECTs.
  2. FCS includes HCS and SCS.
  3. RP# can be brought to V<sub>HH</sub> before the last command in the block protect sequence is issued.
  4. Complete status check is not required.
  5. The bank will be in array read mode.
  6. SR3–SR5 must be cleared using CLEAR STATUS REGISTER.

**DEVICE PROTECT SEQUENCE<sup>1</sup>**




**COMPLETE BLOCK STATUS-CHECK SEQUENCE**



FLASH

- NOTE:**
1. Once the device protect bit is set, it can be reset.
  2. FCS includes HCS and SCS.
  3. RP# can be brought to V<sub>HH</sub> before the last command in the device protect sequence is issued.
  4. Complete status check is not required.
  5. A subsequent WRITE command may be issued.

### COMPLETE DEVICE PROTECT STATUS-CHECK SEQUENCE



**NOTE:** 1. SR3–SR5 must be cleared using CLEAR STATUS REGISTER.


**ABSOLUTE MAXIMUM RATINGS\***

Voltage on RP# Relative to Vss .....	-1V to +9V
Voltage on Vcc, VccP, or VccQ Supply, Inputs, or I/Os Relative to Vss .....	-1V to +2.45V
Operating Temperature, T <sub>A</sub> (ambient) .....	-40°C to +85°C
Storage Temperature (plastic) .....	-55°C to +150°C
Power Dissipation .....	1W
Short Circuit Output Current.....	50mA

\*Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**DC ELECTRICAL CHARACTERISTICS AND OPERATING CONDITIONS<sup>1,2</sup>**

Commercial Temperature (-40°C ≤ T<sub>A</sub> ≤ +85°C); Vcc = 3.0V–3.6V; VccQ = 1.65V–1.95V

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNIT
Vcc SUPPLY VOLTAGE	Vcc	3.0	3.6	V
VccQ SUPPLY VOLTAGE	VccQ	1.65	1.95	V
HARDWARE PROTECTION VOLTAGE (RP# only)	V <sub>HH</sub>	7.0	8.5	V
INPUT HIGH VOLTAGE: Logic 1; All Inputs	V <sub>IH</sub>	0.8 × VccQ	VccQ + 0.4	V
INPUT LOW VOLTAGE: Logic 0; All Inputs	V <sub>IL</sub>	-0.3	0.3	V
INPUT LEAKAGE CURRENT: Any input 0V ≤ V <sub>IN</sub> ≤ Vcc (All other pins not under test = 0V)	I <sub>L</sub>	-2	2	μA
OUTPUT LEAKAGE CURRENT: DQs are disabled; 0V ≤ V <sub>OUT</sub> ≤ VccQ	I <sub>oz</sub>	-5	5	μA
OUTPUT HIGH VOLTAGE: I <sub>OUT</sub> = -100μA	V <sub>OH</sub>	VccQ - 0.2	-	V
OUTPUT LOW VOLTAGE: I <sub>OUT</sub> = 100μA	V <sub>OL</sub>	-	0.2	V

- NOTE:**
1. All voltages referenced to Vss.
  2. An initial pause of 100μs is required after power-up. (Vcc, VccP, and VccQ must be powered up simultaneously. Vss and VssQ must be at same potential.)


**I<sub>cc</sub> SPECIFICATIONS AND CONDITIONS**

 (Notes: 1, 2, 3); Extended Temperature ( $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$ );  $V_{CC} = 3.0\text{V}-3.6\text{V}$ ;  $V_{CCQ} = 1.65\text{V}-1.95\text{V}$ 

PARAMETER/CONDITION	SYMBOL	-8		-10		UNITS	NOTES
		MAX	TYP	MAX	TYP		
V <sub>CC</sub> OPERATING CURRENT: READ Operation; Burst Mode All banks active; READ; CAS latency = 3	I <sub>CCR</sub>	125		120		mA	4, 5, 6
V <sub>CC</sub> OPERATING CURRENT: ACTIVE Operation All banks active	I <sub>CCA</sub>	100		95		mA	4
V <sub>CC</sub> STANDBY CURRENT: Active Mode; CKE = HIGH; Burst in progress	I <sub>CCS1</sub>	10		10		mA	
V <sub>CC</sub> STANDBY CURRENT: Power-Down Mode; CKE = LOW; No burst in progress	I <sub>CCS2</sub>	2		2		mA	
V <sub>CC</sub> STANDBY CURRENT: Clock-Quiet Mode; CLK = CKE = LOW	I <sub>CCS3</sub>	200		200		μA	
V <sub>CC</sub> DEEP POWER-DOWN CURRENT: RP# = V <sub>SS</sub> ±0.2V or DEEP POWER-DOWN Command	I <sub>CCDP</sub>	200		50		μA	
PROGRAM CURRENT	I <sub>CCW</sub> + I <sub>PPW</sub>	55		55		mA	
V <sub>CCP</sub> ERASE CURRENT	I <sub>PPE</sub>	80		80		mA	
V <sub>CCP</sub> CURRENT: Standby; Power-Down; Deep Power-Down	I <sub>PPS</sub>	1		1		μA	

**CAPACITANCE**

PARAMETER	SYMBOL	TYP	MAX	UNITS	NOTES
Input Capacitance: CLK	C <sub>I1</sub>	2.5	4.0	pF	7
Input Capacitance: All other input-only pins	C <sub>I2</sub>	2.5	5.0	pF	7
Input/Output Capacitance: DQs	C <sub>IO</sub>	4.0	6.5	pF	7



- NOTE:**
- All voltages referenced to V<sub>SS</sub>.
  - An initial pause of 100μs is required after power-up. (V<sub>CC</sub>, V<sub>CCP</sub>, and V<sub>CCQ</sub> must be powered up simultaneously. V<sub>SS</sub> and V<sub>SSQ</sub> must be at same potential.)
  - I<sub>cc</sub> specifications are tested after the device is properly initialized.
  - I<sub>cc</sub> is dependent on output loading and cycle rates. Specified values are obtained with the outputs open.
  - The I<sub>cc</sub> current will decrease as the CAS latency is reduced. This is due to the fact that the maximum cycle rate is slower as the CAS latency is reduced.
  - Address transitions average one transition every 30ns.
  - This parameter is sampled. V<sub>CC</sub> = V<sub>CCQ</sub>; f = 1 MHz, T<sub>A</sub> = +25°C.
  - Typical conditions: +25°C, burst length = 8, t<sub>RC</sub> = 140ns.


**ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

 (Notes: 1, 2, 3, 4, 5); Extended Temperature ( $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$ );  $V_{CC} = 3.0\text{V}-3.6\text{V}$ ;  $V_{CCQ} = 1.65\text{V}-1.95\text{V}$ 

AC CHARACTERISTICS			-8		-10			
PARAMETER		SYM	MIN	MAX	MIN	MAX	UNITS	NOTES
Access time from CLK (pos. edge)	CL = 3	$t_{AC}$		7		7	ns	
	CL = 2	$t_{AC}$		8		8	ns	
	CL = 1	$t_{AC}$		19		22	ns	
Address hold time		$t_{AH}$	1		1		ns	
Address setup time		$t_{AS}$	2		2		ns	
CLK high level width		$t_{CH}$	3		3		ns	
CLK low level width		$t_{CL}$	3		3		ns	
Clock cycle time	CL = 3	$t_{CK}$	8		10		ns	
	CL = 2	$t_{CK}$	10		12		ns	
	CL = 1	$t_{CK}$	20		25		ns	
CKE hold time		$t_{CKH}$	1		1		ns	
CKE setup time		$t_{CKS}$	2		2		ns	
CS#, RAS#, CAS#, WE#, DQM hold time		$t_{CMH}$	1		1		ns	
CS#, RAS#, CAS#, WE#, DQM setup time		$t_{CMS}$	2		2		ns	
Data-in hold time		$t_{DH}$	1		1		ns	
Data-in setup time		$t_{DS}$	2		2		ns	
Data-out high-impedance time	CL = 3	$t_{HZ}$		7		7	ns	6
	CL = 2	$t_{HZ}$		8		8	ns	6
	CL = 1	$t_{HZ}$		19		22	ns	6
Data-out low-impedance time		$t_{LZ}$	1		1		ns	
Data-out hold time		$t_{OH}$	3		3		ns	
ACTIVE command period		$t_{RC}$	60		60		ns	
ACTIVE to READ or WRITE delay		$t_{RCD}$	24		30		ns	
ACTIVE bank A to ACTIVE bank B command		$t_{RRD}$	24		30		ns	
Transition time		$t_T$	0.3	1.2	0.3	1.2	ns	7

- NOTE:**
- The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range is ensured.
  - An initial pause of 100 $\mu\text{s}$  is required after power-up. ( $V_{CC}$ ,  $V_{CCP}$ , and  $V_{CCQ}$  must be powered up simultaneously.  $V_{SS}$  and  $V_{SSQ}$  must be at same potential.)
  - In addition to meeting the transition rate specification, the clock and CKE must transit between  $V_{IH}$  and  $V_{IL}$  (or between  $V_{IL}$  and  $V_{IH}$ ) in a monotonic manner.
  - Outputs measured at 0.8V with equivalent load:




- AC timing and  $I_{CC}$  tests have  $V_{IL} = 0\text{V}$  and  $V_{IH} = 1.6\text{V}$ , with timing referenced to 0.8V crossover point.
- $t_{HZ}$  defines the time at which the output achieves the open circuit condition; it is not a reference to  $V_{OH}$  or  $V_{OL}$ . The last valid data element will meet  $t_{OH}$  before going High-Z.
- AC characteristics assume  $t_T = 1\text{ns}$ .

**AC FUNCTIONAL CHARACTERISTICS**


 (Notes: 1-6); Extended Temperature ( $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$ );  $V_{CC} = 3.0\text{V}-3.6\text{V}$ ;  $V_{CCQ} = 1.65\text{V}-1.95\text{V}$ 

PARAMETER	SYMBOL	-8	-10	UNITS	NOTES	
READ/WRITE to READ/LOAD COMMAND REGISTER command	$t_{CCD}$	1	1	$t_{CK}$	7	
CKE to clock disable or power-down entry mode	$t_{CKED}$	1	1	$t_{CK}$	8	
CKE to clock enable or power-down exit setup mode	$t_{PED}$	1	1	$t_{CK}$	8	
DQM to input data delay	$t_{DQD}$	0	0	$t_{CK}$	7	
DQM to data mask during WRITES	$t_{DQM}$	0	0	$t_{CK}$	7	
DQM to data high-impedance during READs	$t_{DQZ}$	2	2	$t_{CK}$	7	
WRITE command to input data delay	$t_{DWD}$	0	0	$t_{CK}$	7	
Data-in to ACTIVE command	$t_{DAL}$	5	5	$t_{CK}$		
Data-in to ACTIVE TERMINATE command	$t_{DPL}$	2	2	$t_{CK}$		
LOAD MODE REGISTER command to ACTIVE command	$t_{MRD}$	2	2	$t_{CK}$	7	
Data-out to High-Z from ACTIVE TERMINATE command	CL = 3	$t_{ROH}$	3	3	$t_{CK}$	7
	CL = 2	$t_{ROH}$	2	2	$t_{CK}$	7
	CL = 1	$t_{ROH}$	1	1	$t_{CK}$	

- NOTE:**
- The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range is ensured.
  - An initial pause of 100 $\mu\text{s}$  is required after power-up. ( $V_{CC}$ ,  $V_{CCP}$ , and  $V_{CCQ}$  must be powered up simultaneously.  $V_{SS}$  and  $V_{SSQ}$  must be at same potential.)
  - AC characteristics assume  $t_T = 1\text{ns}$ .
  - In addition to meeting the transition rate specification, the clock and CKE must transit between  $V_{IH}$  and  $V_{IL}$  (or between  $V_{IL}$  and  $V_{IH}$ ) in a monotonic manner.
  - Outputs measured at 0.8V with equivalent load:



- AC timing and  $I_{CC}$  tests have  $V_{IL} = 0\text{V}$  and  $V_{IH} = 1.6\text{V}$ , with timing referenced to 0.8V crossover point.
- Required clocks specified by JEDEC functionality and not dependent on any timing parameter.
- Timing actually specified by  $t_{CKS}$ ; clock(s) specified as a reference only at minimum cycle rate.

**INITIALIZE AND LOAD MODE REGISTER (RP# CONTROL)**

**TIMING PARAMETERS**


SYMBOL*	-8		-10		UNITS
	MIN	MAX	MIN	MAX	
t <sub>AH</sub>	1		1		ns
t <sub>AS</sub>	2		2		ns
t <sub>CH</sub>	3		3		ns
t <sub>CL</sub>	3		3		ns
t <sub>CK(3)</sub>	8		10		ns
t <sub>CK(2)</sub>	10		12		ns

SYMBOL*	-8		-10		UNITS
	MIN	MAX	MIN	MAX	
t <sub>CK(1)</sub>	-		-		ns
t <sub>CKH</sub>	1		1		ns
t <sub>CKS</sub>	2		2		ns
t <sub>CMH</sub>	1		1		ns
t <sub>CMS</sub>	2		2		ns
t <sub>M RD</sub>	2		2		t <sub>CK</sub>

\*CAS latency indicated in parentheses.

- NOTE:**
1. RP# = V<sub>cc</sub> or V<sub>HH</sub>
  2. V<sub>cc</sub> = 3.3V, V<sub>ccP</sub> = 3.3V, V<sub>ccQ</sub> = 1.8V
  3. The nvmode register contents are automatically loaded into the mode register upon power-up initialization, LOAD MODE REGISTER cycle is required to enter new mode register values.
  4. JEDEC and PC100 specify three clocks.
  5. If CS is HIGH at clock time, all commands applied are NOP, with CKE a "Don't Care."




**INITIALIZE AND LOAD MODE REGISTER (FCS CONTROL)**

**TIMING PARAMETERS**

SYMBOL*	-8		-10		UNITS
	MIN	MAX	MIN	MAX	
t <sub>AH</sub>	1		1		ns
t <sub>AS</sub>	2		2		ns
t <sub>CH</sub>	3		3		ns
t <sub>CL</sub>	3		3		ns
t <sub>CK(3)</sub>	8		10		ns
t <sub>CK(2)</sub>	10		12		ns

SYMBOL*	-8		-10		UNITS
	MIN	MAX	MIN	MAX	
t <sub>CK(1)</sub>	-		-		ns
t <sub>CKH</sub>	1		1		ns
t <sub>CKS</sub>	2		2		ns
t <sub>CMH</sub>	1		1		ns
t <sub>CMS</sub>	2		2		ns
t <sub>MRD</sub>	2		2		t <sub>CK</sub>

\*CAS latency indicated in parentheses.

- NOTE:**
1. RP# = V<sub>cc</sub> or V<sub>HH</sub>
  2. V<sub>cc</sub> = 3.3V, V<sub>ccP</sub> = 3.3V, V<sub>ccQ</sub> = 1.8V
  3. The nvmode register contents are automatically loaded into the mode register upon power-up initialization, LOAD MODE REGISTER cycle is required to enter new mode register values.
  4. JEDEC and PC100 specify three clocks.
  5. If CS is HIGH at clock time, all commands applied are NOP, with CKE a "Don't Care."

**CLOCK SUSPEND MODE<sup>1</sup>**


DON'T CARE  
 UNDEFINED


**TIMING PARAMETERS**

SYMBOL*	-8		-10		UNITS
	MIN	MAX	MIN	MAX	
t <sup>AC</sup> (3)		7		7	ns
t <sup>AC</sup> (2)		8		8	ns
t <sup>AC</sup> (1)		-		-	ns
t <sup>AH</sup>	1		1		ns
t <sup>AS</sup>	2		2		ns
t <sup>CH</sup>	3		3		ns
t <sup>CL</sup>	3		3		ns
t <sup>CK</sup> (3)	8		10		ns
t <sup>CK</sup> (2)	10		12		ns
t <sup>CK</sup> (1)	-		-		ns
t <sup>CKH</sup>	1		1		ns

SYMBOL*	-8		-10		UNITS
	MIN	MAX	MIN	MAX	
t <sup>CKS</sup>	2		2		ns
t <sup>CMH</sup>	1		1		ns
t <sup>CMS</sup>	2		2		ns
t <sup>DH</sup>	1		1		ns
t <sup>DS</sup>	2		2		ns
t <sup>HZ</sup> (3)		7		7	ns
t <sup>HZ</sup> (2)		8		8	ns
t <sup>HZ</sup> (1)		-		-	ns
t <sup>LZ</sup>	1		1		ns
t <sup>OH</sup>	3		3		ns

\*CAS latency indicated in parentheses.

**NOTE:** 1. For this example, the burst length = 2, CAS latency = 3.  
 2. A0-A7

**READ<sup>1</sup>**


DON'T CARE  
 UNDEFINED


**TIMING PARAMETERS**

SYMBOL*	-8		-10		UNITS
	MIN	MAX	MIN	MAX	
t <sub>AC</sub> (3)		7		7	ns
t <sub>AC</sub> (2)		8		8	ns
t <sub>AC</sub> (1)		-		-	ns
t <sub>AH</sub>	1		1		ns
t <sub>AS</sub>	2		2		ns
t <sub>CH</sub>	3		3		ns
t <sub>CL</sub>	3		3		ns
t <sub>CK</sub> (3)	8		10		ns
t <sub>CK</sub> (2)	10		12		ns
t <sub>CK</sub> (1)	-		-		ns

SYMBOL*	-8		-10		UNITS
	MIN	MAX	MIN	MAX	
t <sub>CKH</sub>	1		1		ns
t <sub>CKS</sub>	2		2		ns
t <sub>CMH</sub>	1		1		ns
t <sub>CMS</sub>	2		2		ns
t <sub>LZ</sub>	1		1		ns
t <sub>OH</sub>	3		3		ns
t <sub>RC</sub>	60		60		ns
t <sub>RCD</sub>	24		30		ns
t <sub>RRD</sub>	24		30		ns

\*CAS latency indicated in parentheses.

**NOTE:** 1. For this example, the burst length = 4, CAS latency = 2.  
2. A0-A7.


**READ – ALTERNATING BANK READ ACCESSES<sup>1</sup>**

**TIMING PARAMETERS**

SYMBOL*	-8		-10		UNITS
	MIN	MAX	MIN	MAX	
t <sup>AC</sup> (3)		7		7	ns
t <sup>AC</sup> (2)		8		8	ns
t <sup>AC</sup> (1)		-		-	ns
t <sup>AH</sup>	1		1		ns
t <sup>AS</sup>	2		2		ns
t <sup>CH</sup>	3		3		ns
t <sup>CL</sup>	3		3		ns
t <sup>CK</sup> (3)	8		10		ns
t <sup>CK</sup> (2)	10		12		ns
t <sup>CK</sup> (1)	-		-		ns

SYMBOL*	-8		-10		UNITS
	MIN	MAX	MIN	MAX	
t <sup>CKH</sup>	1		1		ns
t <sup>CKS</sup>	2		2		ns
t <sup>CMH</sup>	1		1		ns
t <sup>CMS</sup>	2		2		ns
t <sup>LZ</sup>	1		1		ns
t <sup>OH</sup>	3		3		ns
t <sup>RC</sup>	60		60		ns
t <sup>RCD</sup>	24		30		ns
t <sup>RRD</sup>	24		30		ns

\*CAS latency indicated in parentheses.

**NOTE:** 1. For this example, CAS latency = 2.


**READ – FULL-PAGE BURST<sup>1</sup>**

**TIMING PARAMETERS**

SYMBOL*	-8		-10		UNITS
	MIN	MAX	MIN	MAX	
t <sup>AC</sup> (3)		7		7	ns
t <sup>AC</sup> (2)		8		8	ns
t <sup>AC</sup> (1)		-		-	ns
t <sup>AH</sup>	1		1		ns
t <sup>AS</sup>	2		2		ns
t <sup>CH</sup>	3		3		ns
t <sup>CL</sup>	3		3		ns
t <sup>CK</sup> (3)	8		10		ns
t <sup>CK</sup> (2)	10		12		ns
t <sup>CK</sup> (1)	-		-		ns

SYMBOL*	-8		-10		UNITS
	MIN	MAX	MIN	MAX	
t <sup>CKH</sup>	1		1		ns
t <sup>CKS</sup>	2		2		ns
t <sup>CMH</sup>	1		1		ns
t <sup>CMS</sup>	2		2		ns
t <sup>HZ</sup> (3)		7		7	ns
t <sup>HZ</sup> (2)		8		8	ns
t <sup>HZ</sup> (1)		-		-	ns
t <sup>LZ</sup>	1		1		ns
t <sup>OH</sup>	3		3		ns
t <sup>RCD</sup>	24		30		ns

\*CAS latency indicated in parentheses.

**NOTE:** 1. For this example, the CAS latency = 2.  
2. A0–A7.

**READ – DQM OPERATION<sup>1</sup>**

**TIMING PARAMETERS**


SYMBOL*	-8		-10		UNITS
	MIN	MAX	MIN	MAX	
t <sub>AC</sub> (3)		7		7	ns
t <sub>AC</sub> (2)		8		8	ns
t <sub>AC</sub> (1)		-		-	ns
t <sub>AH</sub>	1		1		ns
t <sub>AS</sub>	2		2		ns
t <sub>CH</sub>	3		3		ns
t <sub>CL</sub>	3		3		ns
t <sub>CK</sub> (3)	8		10		ns
t <sub>CK</sub> (2)	10		12		ns
t <sub>CK</sub> (1)	-		-		ns

SYMBOL*	-8		-10		UNITS
	MIN	MAX	MIN	MAX	
t <sub>CKH</sub>	1		1		ns
t <sub>CKS</sub>	2		2		ns
t <sub>CMH</sub>	1		1		ns
t <sub>CMS</sub>	2		2		ns
t <sub>HZ</sub> (3)		7		7	ns
t <sub>HZ</sub> (2)		8		8	ns
t <sub>HZ</sub> (1)		-		-	ns
t <sub>LZ</sub>	1		1		ns
t <sub>OH</sub>	3		3		ns
t <sub>RCD</sub>	24		30		ns

\*CAS latency indicated in parentheses.

**NOTE:** 1. For this example, the burst length = 4, CAS latency = 2.  
2. A0–A7.

## PROGRAM/ERASE<sup>1</sup> (Bank a followed by READ to Bank a)



DON'T CARE  
 UNDEFINED

### TIMING PARAMETERS


SYMBOL*	-8		-10		UNITS
	MIN	MAX	MIN	MAX	
t <sub>AH</sub>	1		1		ns
t <sub>AS</sub>	2		2		ns
t <sub>CH</sub>	3		3		ns
t <sub>CL</sub>	3		3		ns
t <sub>CK(3)</sub>	8		10		ns
t <sub>CK(2)</sub>	10		12		ns

SYMBOL*	-8		-10		UNITS
	MIN	MAX	MIN	MAX	
t <sub>CK(1)</sub>	-		-		ns
t <sub>CKH</sub>	1		1		ns
t <sub>CKS</sub>	2		2		ns
t <sub>CMH</sub>	1		1		ns
t <sub>CMS</sub>	2		2		ns
t <sub>MRD</sub>	2		2		t <sub>CK</sub>

\*CAS latency indicated in parentheses.

- NOTE:**
- ACTIVE/READ or READ will output the contents of the row activated prior to the LCR/active/write command sequence. This example illustrates the timing for activating a new row in bank a. For this example, READ burst length = 2, CAS latency = 2.
  - ComCode = 40h for PROGRAM, 20h for ERASE (see Truth Table 2).
  - LCR/ACTIVE cycles must be initiated prior to READ according to Truth Table 2 for a status register read command sequence.
  - Column address is "Don't Care" for ERASE operation.
  - D<sub>IN</sub> = D0h (erase confirm) for ERASE operation.

### PROGRAM/ERASE<sup>1</sup> (Bank a followed by READ to Bank b)


**TIMING PARAMETERS**


SYMBOL*	-8		-10		UNITS
	MIN	MAX	MIN	MAX	
t <sub>AH</sub>	1		1		ns
t <sub>AS</sub>	2		2		ns
t <sub>CH</sub>	3		3		ns
t <sub>CL</sub>	3		3		ns
t <sub>CK(3)</sub>	8		10		ns
t <sub>CK(2)</sub>	10		12		ns

SYMBOL*	-8		-10		UNITS
	MIN	MAX	MIN	MAX	
t <sub>CK(1)</sub>	-		-		ns
t <sub>CKH</sub>	1		1		ns
t <sub>CKS</sub>	2		2		ns
t <sub>CMH</sub>	1		1		ns
t <sub>CMS</sub>	2		2		ns
t <sub>MRD</sub>	2		2		t <sub>CK</sub>

\*CAS latency indicated in parentheses.

- NOTE:**
- For this example, READ burst length = 2, CAS = 3.
  - ComCode = 40h for WRITE, 20h for ERASE (see Truth Table 2).
  - Column address is "Don't Care" for ERASE operation.
  - D<sub>IN</sub> = D0h (erase confirm) for ERASE operation.



**90-BALL FBGA**


- NOTE:**
1. All dimensions in millimeters.
  2. Package width and length do not include mold protrusion; allowable mold protrusion is 0.25mm per side.

**DATA SHEET DESIGNATION**

Advance: This data sheet contains initial descriptions of products still under development.



8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-3900

E-mail: [prodmarkt@micron.com](mailto:prodmarkt@micron.com), Internet: <http://www.micron.com>, Customer Comment Line: 800-932-4992

Micron, the M logo, and SyncFlash are registered trademarks, and the Micron logo is a trademark of Micron Technology, Inc.



**REVISION HISTORY**

Original document, Rev. 1, Advance ..... 4/02