

# J174 SERIES

## P-Channel JFETs

The J174 Series are low-cost p-channel analog switches designed to provide low on-resistance and fast switching. They also work well in conjunction with Siliconix' J111 Series for complimentary switching applications. The J174 Series devices are housed in TO-92 packages and are available with various tape and reel options. (See Section 7.)

PART NUMBER	V <sub>GS(OFF)</sub> MAX (V)	R <sub>D(SON)</sub> MAX (Ω)	I <sub>D(OFF)</sub> MAX (nA)	t <sub>ON</sub> TYP (ns)
J174	10	85	-1	25
J175	6	125	-1	25
J176	4	250	-1	25
J177	2.25	300	-1	25

For further design information please consult the typical performance curves PSCIA.

TO-92 (TO-226AA)

BOTTOM VIEW

### SIMILAR PRODUCTS

- TO-18, See 2N5114 Series
- SOT-23, See SST174 Series
- Chips, See PSCIA Series Die



1 DRAIN  
2 GATE  
3 SOURCE

### ABSOLUTE MAXIMUM RATINGS (T<sub>A</sub> = 25°C Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS	SYMBOL	LIMITS	UNITS
Gate-Drain Voltage	V <sub>GD</sub>	30	V
Gate-Source Voltage	V <sub>GS</sub>	30	
Gate Current	I <sub>G</sub>	-50	mA
Power Dissipation	P <sub>D</sub>	360	mW
Power Derating		3.27	mW/°C
Operating Junction Temperature Range	T <sub>J</sub>	-55 to 135	°C
Storage Temperature Range	T <sub>stg</sub>	-55 to 150	
Lead Temperature (1/16" from case for 10 sec.)	T <sub>L</sub>	300	

# J174 SERIES


**Siliconix**  
incorporated

SPECIFICATIONS <sup>a</sup>			LIMITS					
PARAMETER	SYMBOL	TEST CONDITIONS	TYP <sup>b</sup>	J174		J175		UNIT
				MIN	MAX	MIN	MAX	
<b>STATIC</b>								
Gate-Source Breakdown Voltage	V <sub>(BR)GSS</sub>	I <sub>G</sub> = 1 μA, V <sub>DS</sub> = 0 V	45	30		30		V
Gate-Source Cutoff Voltage	V <sub>GS(OFF)</sub>	V <sub>DS</sub> = -15 V, I <sub>D</sub> = -10 nA		5	10	3	6	
Saturation Drain Current <sup>c</sup>	I <sub>DSS</sub>	V <sub>DS</sub> = -15 V, V <sub>GS</sub> = 0 V		-20	-135	-7	-70	mA
Gate Reverse Current	I <sub>GSS</sub>	V <sub>GS</sub> = 20 V, V <sub>DS</sub> = 0 V T <sub>A</sub> = 125°C	0.01 5		1		1	
Gate Operating Current	I <sub>G</sub>	V <sub>DG</sub> = -15 V, I <sub>D</sub> = -1 mA	0.01					nA
Drain Cutoff Current	I <sub>D(OFF)</sub>	V <sub>DS</sub> = -15 V, V <sub>GS</sub> = 10 V T <sub>A</sub> = 125°C	-0.01 -5		-1		-1	
Drain-Source On-Resistance	r <sub>DS(ON)</sub>	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = -0.1 V			85		125	Ω
Gate-Source Forward Voltage	V <sub>GS(F)</sub>	I <sub>G</sub> = -1 mA, V <sub>DS</sub> = 0 V	-0.7					V
<b>DYNAMIC</b>								
Common-Source Forward Transconductance	g <sub>fs</sub>	V <sub>DG</sub> = -15 V, I <sub>D</sub> = -1 mA f = 1 kHz	4.5					mS
Common-Source Output Conductance	g <sub>os</sub>		20					μS
Drain-Source On-Resistance	r <sub>ds(ON)</sub>	V <sub>GS</sub> = 0 V, I <sub>D</sub> = 0 mA f = 1 kHz			85		125	Ω
Common-Source Input Capacitance	C <sub>iss</sub>	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = 0 V f = 1 MHz	20					pF
Common-Source Reverse Transfer Capacitance	C <sub>rss</sub>	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = 10 V f = 1 MHz	5					
Equivalent Input Noise Voltage	θ <sub>n</sub>	V <sub>DG</sub> = -10 V, I <sub>D</sub> = -1 mA f = 1 kHz	20					nV/√Hz
<b>SWITCHING</b>								
Turn-On Time	t <sub>d(ON)</sub>	V <sub>GS(ON)</sub> = 0 V P/N V <sub>DD</sub> V <sub>GS(OFF)</sub> R <sub>L</sub> J174 -10 V 12 V 560Ω J175 -6 V 8 V 1200Ω	10					
	t <sub>r</sub>		15					
Turn-Off Time	t <sub>d(OFF)</sub>		10					
	t <sub>r</sub>		20					ns

NOTES:

- a. T<sub>A</sub> = 25°C unless otherwise noted.
- b. For design aid only, not subject to production testing.
- c. Pulse test; PW = 300 μS, duty cycle ≤ 3%.

SPECIFICATIONS <sup>a</sup>			LIMITS					
PARAMETER	SYMBOL	TEST CONDITIONS	TYP <sup>b</sup>	J176		J177		UNIT
				MIN	MAX	MIN	MAX	
<b>STATIC</b>								
Gate-Source Breakdown Voltage	V <sub>(BR)GSS</sub>	I <sub>G</sub> = 1 $\mu$ A, V <sub>DS</sub> = 0 V	45	30		30		V
Gate-Source Cutoff Voltage	V <sub>GS(OFF)</sub>	V <sub>DS</sub> = -15 V, I <sub>D</sub> = -10 nA		1	4	0.8	2.25	
Saturation Drain Current <sup>c</sup>	I <sub>DSS</sub>	V <sub>DS</sub> = -15 V, V <sub>GS</sub> = 0 V		-2	-35	-1.5	-20	mA
Gate Reverse Current	I <sub>GSS</sub>	V <sub>GS</sub> = 20 V, V <sub>DS</sub> = 0 V $T_A = 125^\circ\text{C}$	0.01 5		1		1	
Gate Operating Current	I <sub>G</sub>	V <sub>DG</sub> = -15 V, I <sub>D</sub> = -1 mA	0.01					nA
Drain Cutoff Current	I <sub>D(OFF)</sub>	V <sub>DS</sub> = -15 V, V <sub>GS</sub> = 10 V $T_A = 125^\circ\text{C}$	-0.01 -5		-1		-1	
Drain-Source On-Resistance	r <sub>DS(ON)</sub>	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = -0.1 V			250		300	$\Omega$
Gate-Source Forward Voltage	V <sub>GS(F)</sub>	I <sub>G</sub> = -1 mA, V <sub>DS</sub> = 0 V	-0.7					V
<b>DYNAMIC</b>								
Common-Source Forward Transconductance	g <sub>fs</sub>	V <sub>DG</sub> = -15 V, I <sub>D</sub> = -1 mA $f = 1 \text{ kHz}$	4.5					mS
Common-Source Output Conductance	g <sub>os</sub>		20					$\mu\text{S}$
Drain-Source On-Resistance	r <sub>ds(ON)</sub>	V <sub>GS</sub> = 0 V, I <sub>D</sub> = 0 mA $f = 1 \text{ kHz}$			250		300	$\Omega$
Common-Source Input Capacitance	C <sub>iss</sub>	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = 0 V $f = 1 \text{ MHz}$	20					pF
Common-Source Reverse Transfer Capacitance	C <sub>rss</sub>	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = 10 V $f = 1 \text{ MHz}$	5					
Equivalent Input Noise Voltage	$\bar{e}_n$	V <sub>DG</sub> = -10 V, I <sub>D</sub> = -1 mA $f = 1 \text{ kHz}$	20					$\frac{\text{nV}}{\sqrt{\text{Hz}}}$
<b>SWITCHING</b>								
Turn-On Time	t <sub>d(ON)</sub>	V <sub>GS(ON)</sub> = 0 V P/N    V <sub>DD</sub> V <sub>GS(OFF)</sub> R <sub>L</sub> J176    -6 V    6 V    5600 $\Omega$ J177    -6 V    3 V    10000 $\Omega$	10					ns
	t <sub>r</sub>		15					
Turn-Off Time	t <sub>d(OFF)</sub>		10					
	t <sub>r</sub>		20					

**NOTES:**

- a. T<sub>A</sub> = 25°C unless otherwise noted.  
b. For design aid only, not subject to production testing.  
c. Pulse test; PW = 300  $\mu$ s, duty cycle  $\leq$  3%.