



## Preliminary 8Mb (256Kx36 & 512Kx18) and 4Mb (128Kx36 & 256Kx18) SRAM

---

### Features

- 256K x 36 or 512K x 18 organizations
- 128K x 36 or 256K x 18 organizations
- 0.25 Micron CMOS technology
- Synchronous Register-Latch Mode of Operation with Self-Timed Late Write
- Single Differential HSTL Clock
- +3.3V Power Supply, Ground, 2.0Volt max  $V_{DDQ}$ , and 0.85Volt  $V_{REF}$
- HSTL Input and Output levels,
- Registered Addresses, Write Enables, Synchronous Select, and Data Ins.
- Latched Outputs
- Common I/O
- Asynchronous Output Enable and Power Down Inputs
- Boundary Scan using limited set of JTAG 1149.1 functions
- Byte Write Capability & Global Write Enable
- 7 x 17 Bump Ball Grid Array Package with SRAM JEDEC Standard Pinout and Boundary SCAN Order
- Programmable Impedance Output Drivers

---

### Description

The 4 and 8Mb SRAMs—IBM0436A4ACLAB, IBM0436A8ACLAB, IBM0418A4ACLAB, and IBM0418A8ACLAB—are Synchronous Register-Latch Mode, high-performance CMOS Static Random Access Memories that are versatile, have wide I/O, and can achieve 3.8 ns cycle times. Differential K clocks are used to initiate the read/write operation and all internal operations are self-timed. At the rising edge of the K clock, all Addresses, Write-Enables, Sync Select, and Data Ins are registered internally. Data Outs are updated from output registers off the falling edge of the K clock. An internal Write buffer allows write data to follow one cycle after addresses and controls. The chip is operated with a single +3.3V power supply and is compatible with HSTL I/O interfaces.



### x36 BGA Pinout (Top View)

	1	2	3	4	5	6	7
A	V <sub>DDQ</sub>	SA	SA	NC	SA	SA	V <sub>DDQ</sub>
B	NC	NC	SA	NC	SA	NC,SA(8Mb)	NC
C	NC	SA	SA	V <sub>DD</sub>	SA	SA	NC
D	DQ19	DQ18	V <sub>SS</sub>	ZQ	V <sub>SS</sub>	DQ9	DQ10
E	DQ22	DQ20	V <sub>SS</sub>	$\overline{SS}$	V <sub>SS</sub>	DQ11	DQb13
F	V <sub>DDQ</sub>	DQ21	V <sub>SS</sub>	$\overline{G}$	V <sub>SS</sub>	DQ12	V <sub>DDQ</sub>
G	DQ24	DQ23	$\overline{SBWc}$	NC	$\overline{SBWb}$	DQ14	DQb15
H	DQ25	DQ26	V <sub>SS</sub>	NC	V <sub>SS</sub>	DQ17	DQb16
J	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>REF</sub>	V <sub>DD</sub>	V <sub>REF</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>
K	DQ34	DQ35	V <sub>SS</sub>	K	V <sub>SS</sub>	DQ8	DQ7
L	DQ33	DQ32	$\overline{SBWd}$	K	$\overline{SBWa}$	DQ5	DQ6
M	V <sub>DDQ</sub>	DQ30	V <sub>SS</sub>	$\overline{SW}$	V <sub>SS</sub>	DQ3	V <sub>DDQ</sub>
N	DQ31	DQ29	V <sub>SS</sub>	SA	V <sub>SS</sub>	DQ2	DQ4
P	DQ28	DQ27	V <sub>SS</sub>	SA	V <sub>SS</sub>	DQ0	DQ1
R	NC	SA	M1*	V <sub>DD</sub>	M2*	SA	NC
T	NC	NC	SA	SA	SA	NC	ZZ
U	V <sub>DDQ</sub>	TMS	TDI	TCK	TDO	NC	V <sub>DDQ</sub>

**Note:** \* M1 and M2 are clock mode pins. For this application, M1 and M2 need to connect to V<sub>DD</sub> and V<sub>SS</sub> respectively.

### x18 BGA Pinout (Top View)

	1	2	3	4	5	6	7
A	V <sub>DDQ</sub>	SA	SA	NC	SA	SA	V <sub>DDQ</sub>
B	NC	NC	SA	NC	SA	NC,SA(8Mb)	NC
C	NC	SA	SA	V <sub>DD</sub>	SA	SA	NC
D	DQ14	NC	V <sub>SS</sub>	ZQ	V <sub>SS</sub>	DQ0	NC
E	NC	DQ15	V <sub>SS</sub>	$\overline{SS}$	V <sub>SS</sub>	NC	DQ1
F	V <sub>DDQ</sub>	NC	V <sub>SS</sub>	$\overline{G}$	V <sub>SS</sub>	DQ2	V <sub>DDQ</sub>
G	NC	DQ16	$\overline{SBWb}$	NC	NC	NC	DQ3
H	DQ17	NC	V <sub>SS</sub>	NC	V <sub>SS</sub>	DQ4	NC
J	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>REF</sub>	V <sub>DD</sub>	V <sub>REF</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>
K	NC	DQ13	V <sub>SS</sub>	K	V <sub>SS</sub>	NC	DQ8
L	DQ12	NC	NC	$\overline{K}$	$\overline{SBWa}$	DQ7	NC
M	V <sub>DDQ</sub>	DQ10	V <sub>SS</sub>	$\overline{SW}$	V <sub>SS</sub>	NC	V <sub>DDQ</sub>
N	DQ11	NC	V <sub>SS</sub>	SA	V <sub>SS</sub>	DQ6	NC
P	NC	DQ9	V <sub>SS</sub>	SA	V <sub>SS</sub>	NC	DQ5
R	NC	SA	M1	V <sub>DD</sub>	M2	SA	NC
T	NC	SA	SA	NC	SA	SA	ZZ
U	V <sub>DDQ</sub>	TMS	TDI	TCK	TDO	NC	V <sub>DDQ</sub>

**Note:** \* M1 and M2 are clock mode pins. For this application, M1 and M2 need to connect to V<sub>DD</sub> and V<sub>SS</sub> respectively.



## Pin Description

SA0-SA18	Address Input SA0-SA18 for 512Kx18 SA0-SA17 for 256Kx36 SA0-SA17 for 256Kx18 SA0-SA16 for 128Kx36	$\overline{G}$	Asynchronous Output Enable
DQ0-DQ35	Data I/O DQ0-DQ17 for 512Kx18 DQ0-DQ35 for 256Kx36	$\overline{SS}$	Synchronous Select
K, $\overline{K}$	Differential Input Register Clocks	M1, M2	Clock Mode Inputs- Selects Single or Dual Clock Operation.
$\overline{SW}$	Write Enable, Global	$V_{REF(2)}$	HSTL Input Reference Voltage
$\overline{SBW}a$	Write Enable, Byte a (DQ0-DQ8)	$V_{DD}$	Power Supply (+3.3V)
$\overline{SBW}b$	Write Enable, Byte b (DQ9-DQ17)	$V_{SS}$	Ground
$\overline{SBW}c$	Write Enable, Byte c (DQ18-DQ26)	$V_{DDQ}$	Output Power Supply
$\overline{SBW}d$	Write Enable, Byte d (DQ27-DQ35)	ZZ	Asynchronous Sleep Mode
TMS,TDI,TCK	IEEE 1149.1 Test Inputs (LVTTTL levels)	ZQ	Output Driver Impedance Control
TDO	IEEE 1149.1 Test Output (LVTTTL level)	NC	No Connect



## Ordering Information

Part Number	Organization	Speed	Leads
IBM0436A8ACLAB - 3P	256K x 36	3.7ns Access / 3.8ns Cycle	7 x 17 BGA
IBM0436A8ACLAB - 4P	256K x 36	4.2ns Access / 4.2ns Cycle	7 x 17 BGA
IBM0436A8ACLAB - 4F	256K x 36	4.3ns Access / 4.3ns Cycle	7 x 17 BGA
IBM0436A8ACLAB - 4H	256K x 36	4.5ns Access / 4.5ns Cycle	7 x 17 BGA
IBM0436A8ACLAB - 5	256K x 36	5.0ns Access / 5.0ns Cycle	7 x 17 BGA
IBM0436A8ACLAB - 5H	256K x 36	5.5ns Access / 5.5ns Cycle	7 x 17 BGA
IBM0436A4ACLAB - 3P	128K x 36	3.7ns Access / 3.8ns Cycle	7 x 17 BGA
IBM0436A4ACLAB - 4P	128K x 36	4.2ns Access / 4.2ns Cycle	7 x 17 BGA
IBM0436A4ACLAB - 4F	128K x 36	4.3ns Access / 4.3ns Cycle	7 x 17 BGA
IBM0436A4ACLAB - 4H	128K x 36	4.5ns Access / 4.5ns Cycle	7 x 17 BGA
IBM0436A4ACLAB - 5	128K x 36	5.0ns Access / 5.0ns Cycle	7 x 17 BGA
IBM0436A4ACLAB - 5H	128K x 36	5.5ns Access / 5.5ns Cycle	7 x 17 BGA
IBM0418A4ACLAB - 3P	256K x 18	3.7ns Access / 3.8ns Cycle	7 x 17 BGA
IBM0418A4ACLAB - 4P	256K x 18	4.2ns Access / 4.2ns Cycle	7 x 17 BGA
IBM0418A4ACLAB - 4F	256K x 18	4.3ns Access / 4.3ns Cycle	7 x 17 BGA
IBM0418A4ACLAB - 5	256K x 18	5.0ns Access / 5.0ns Cycle	7 x 17 BGA
IBM0418A4ACLAB - 5H	256K x 18	5.5ns Access / 5.5ns Cycle	7 x 17 BGA
IBM0418A8ACLAB - 3P	512K x 18	3.7ns Access / 3.8ns Cycle	7 x 17 BGA
IBM0418A8ACLAB - 4P	512K x 18	4.2ns Access / 4.2ns Cycle	7 x 17 BGA
IBM0418A8ACLAB - 4F	512K x 18	4.3ns Access / 4.3ns Cycle	7 x 17 BGA
IBM0418A8ACLAB - 4H	512K x 18	4.5ns Access / 4.5ns Cycle	7 x 17 BGA
IBM0418A8ACLAB - 5	512K x 18	5.0ns Access / 5.0ns Cycle	7 x 17 BGA
IBM0418A8ACLAB - 5H	512K x 18	5.5ns Access / 5.5ns Cycle	7 x 17 BGA



## Revision Log

Revision	Contents of Modification
5/99	Initial Release, including 3.8ns speed sort.

For a complete datasheet, please contact your IBM sales representative.



© International Business Machines Corp.1999

Printed in the United States of America  
All rights reserved

IBM and the IBM logo are registered trademarks of the IBM Corporation.

This document may contain preliminary information and is subject to change by IBM without notice. IBM assumes no responsibility or liability for any use of the information contained herein. Nothing in this document shall operate as an express or implied license or indemnity under the intellectual property rights of IBM or third parties. The products described in this document are not intended for use in implantation or other direct life support applications where malfunction may result in direct physical harm or injury to persons. **NO WARRANTIES OF ANY KIND, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, ARE OFFERED IN THIS DOCUMENT.**

For more information contact your IBM Microelectronics sales representative or visit us on World Wide Web at <http://www.chips.ibm.com>

IBM Microelectronics manufacturing is ISO 9000 compliant.