



N-Channel Depletion-Mode Vertical DMOS FETs

Ordering Information

BV _{DSX} / BV _{DGX}	R _{DS(ON)} (max)	I _{DSS} (min)	Order Number / Package
			Die*
250V	20Ω	200mA	DN3125NW

* Die in wafer form.

Features

- High input impedance
- Low input capacitance
- Fast switching speeds
- Low on resistance
- Free from secondary breakdown
- Low input and output leakage

Applications

- Normally-on switches
- Solid state relays
- Converters
- Linear amplifiers
- Constant current sources
- Power supply circuits
- Telecom

Absolute Maximum Ratings

Drain-to-Source Voltage	BV _{DSX}
Drain-to-Gate Voltage	BV _{DGX}
Gate-to-Source Voltage	± 20V
Operating and Storage Temperature	-55°C to +150°C

Advanced DMOS Technology

These low threshold depletion-mode (normally-on) transistors utilize an advanced vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex's vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.


Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter	Min	Typ	Max	Unit	Conditions
BV_{DSX}	Drain-to-Source Breakdown Voltage	250			V	$V_{GS} = -5.0V, I_D = 100\mu A$
$V_{GS(OFF)}$	Gate-to-Source OFF Voltage	-1.5		-3.5	V	$V_{DS} = 15V, I_D = 10\mu A$
$\Delta V_{GS(OFF)}$	Change in $V_{GS(OFF)}$ with Temperature			4.5	mV/°C	$V_{DS} = 15V, I_D = 10\mu A$
I_{GSS}	Gate Body Leakage Current			100	nA	$V_{GS} = \pm 20V, V_{DS} = 0V$
$I_{D(OFF)}$	Drain-to-Source Leakage Current			1.0	μA	$V_{GS} = -5.0V, V_{DS} = \text{Max Rating}$
				1.0	mA	$V_{GS} = -5.0V, V_{DS} = 0.8 \text{ Max Rating}$ $T_A = 125^\circ C$
I_{DSS}	Saturated Drain-to-Source Current	200			mA	$V_{GS} = 0V, V_{DS} = 15V$
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance			20	Ω	$V_{GS} = 0V, I_D = 150mA$
				20		$V_{GS} = -0.8V, I_D = 50mA$
$\Delta R_{DS(ON)}$	Change in $R_{DS(ON)}$ with Temperature			1.1	%/°C	$V_{GS} = 0V, I_D = 150mA$
G_{FS}	Forward Transconductance	150			m Ω	$I_D = 100mA, V_{DS} = 10V$
C_{ISS}	Input Capacitance		60	120	pF	$V_{GS} = -5.0V, V_{DS} = 25V,$ $f = 1.0MHz$
C_{OSS}	Common Source Output Capacitance		6.0	15		
C_{RSS}	Reverse Transfer Capacitance		3.0	10		
$t_{d(ON)}$	Turn-ON Delay Time			10	ns	$V_{DD} = 25V,$ $I_D = 150mA,$ $R_{GEN} = 25\Omega,$ $V_{GS} = 0V \text{ to } -10V$
t_r	Rise Time			15		
$t_{d(OFF)}$	Turn-OFF Delay Time			15		
t_f	Fall Time			20		
V_{SD}	Diode Forward Voltage Drop			1.8	V	$V_{GS} = -5.0V, I_{SD} = 150mA$
t_{rr}	Reverse Recovery Time		800		ns	$V_{GS} = -5.0V, I_{SD} = 150mA$


Notes:

- All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300 μs pulse, 2% duty cycle.)
- All A.C. parameters sample tested.

Switching Waveforms and Test Circuit



VF21



Backside: Drain

All dimensions in mils.

Die Geometry	Dimensions			Backside ² Metal	Bonding Pads ³		Recommended Assembly Material		
	Length ¹	Width	Thickness		Material	Size	Wire ⁴	Wire Size ⁴	Preform ⁵
VF21	30	30	9 ± 1.5	Au	Al-Si	6 x 5.5	Al	1.3	Au - Si Eutectic

Notes:

1. Maximum values
2. Standard Au back is alloyed for optimum eutectic die attach. Ag backing is optional.
3. Al-Cu-Si is used for higher operating current densities. Bond pad size represents smaller gate pad.
4. Bond wire size and material depends on AuTCB, TSB or Al USB.
5. Soft solder or organic die attach methods may be used with appropriate backmetal option.

[HOME](#)[PRODUCTS](#)[HOW TO USE THE DATABOOK](#)[PRODUCT DATASHEETS](#)[ALPHANUMERIC INDEX](#)[SELECTOR GUIDES and
CROSS REFERENCES](#)[APPLICATION NOTES](#)[QUALITY ASSURANCE and
HANDLING PROCEDURES](#)[PROCESS FLOWS](#)[PACKAGE OUTLINES](#)[PACKAGE, LEAD BEND, and
TAPING OPTIONS](#)[DIE SPECIFICATIONS](#)[TECHNICAL SUPPORT](#)[PRICE LIST](#)[TERMS and CONDITIONS](#)[SAMPLES REQUEST FORM](#)[NEW PRODUCTS](#)[PRODUCT SEARCH](#)[TECHNICAL SUPPORT/
APPLICATIONS ENGINEERING](#)[SALES OFFICES](#)[PRESS RELEASES](#)[CORPORATE PROFILE](#)[HUMAN RESOURCES](#)[FINANCIALS](#)[NASDAQ LINK](#)

High Voltage Depletion Mode MOSFETs

Device Number	BV _{DSX} min (V)	R _{DS(ON)} max (Ω)	V _{GS(off)}		IDSS		SOT-23 K1	TO-92 N3	TO-220 N5	SOT-89 N8	Die ND
			min (V)	max (V)	min (mA)	max (mA)					
DN3525	250	6.0	-1.5	-3.5	300.0						VF35
DN3125	250	20	-1.5	-3.5	200.0						VF31
DN2530 ¹	300	12	-1.0	-3.5	200.0			•		•	VF25
DN3535	350	10	-1.5	-3.5	200.0					•	VF35
DN2535 ¹	350	25	-1.5	-3.5	150.0			•	•		
DN3135	350	35	-1.5	-3.5	180.0					•	VF31
DN2540 ¹	400	25	-1.5	-3.5	150.0			•	•	•	VF25
DN3545	450	20	-1.5	-3.5	200.0			•		•	VF25
DN3145	450	60	-1.5	-3.5	120.0					•	VF21
LND150	500	1000	-1.0	-3.0	1.0	3.0		•		•	LND1
LND250	500	1000	-1.9	-3.0	1.0	3.0	•				

Add package suffix for complete part number, e.g., LND150N3 is LND150 in a TO-92 package.

NOTES:

1. Not recommended for new design.

[\[Home\]](#)