



SUGGESTED SOLDER PAD LAYOUT



NOTE: A capacitor of value $0.01 \mu F$ or greater between Vdd and Ground is recommended.

Pin Connections

PIN	FUNCTION			
1	N/C or Tristate			
2	Ground			
3	Output			
4	+Vdd			



*Contact Factory for Availability M2010Sxxx - Contact factory for datasheet.

	PARAMETER	Symbol	Min.	Тур.	Max.	Units	Condition/Notes		
ns	Frequency Range	F	1.5		100	MHz			
	Operating Temperature	TA	(See ordering information)						
	Storage Temperature	Ts	-55		+125	°C			
	Frequency Stability	ÄF/F	(See ordering information)						
	Aging								
	1 st Year			3		ppm			
	Thereafter (per year)			2		ppm			
	Input Voltage	Vdd	4.5	5.0	5.5	V			
	Input Current	ldd							
	1.500 to 20 MHz				20	mA			
	20.001 to 50 MHz				35/45	mA	TTL/HCMOS		
ફ	50.001 to 100 MHz				65	mA			
ca	Output Type						HCMOS/TTL		
Ċ.	Load						See Note 1		
Electrical Specifications	1.500 to 50 MHz		10 TTL or 50 pF						
	50.001 to 67 MHz		50 pF Max	50 pF Max					
	67.001 to 100 MHz		15 pF Max						
15	Symmetry (Duty Cycle)		(See ordering information)			See Note 2			
Ek	Logic "1" Level	Voh	90% Vdd			V	HCMOS Load		
			Vdd -0.5			V	TTL Load		
	Logic "0" Level	Vol			10% Vdd	V	HCMOS Load		
					0.5	V	TTL Load		
	Output Current				±16	mA			
	Rise/Fall Time	Tr/Tf					See Note 3		
	1.500 to 67 MHz				10	ns			
	67.001 to 125 MHz				3	ns			
	Tristate Function		Input Logic	c "1" or fl					
			Input Logic "0"; output disables to high-Z						
	Start up Time				10	ms			
L	Random Jitter	Rj		5	12	ps RMS	1-Sigma		
Į a	Mechanical Shock				6 mS duration, ½ sinewave)				
Jen	Vibration		Per MIL-STD-202, Method 201 & 204 (10 g's from 10-2000 Hz)						
1 5	Hermeticity	Per MIL-	STD-202, M	ethod 11	elium)				
Environmental	Thermal Cycle			ethod 10	o +125°C, 15 min. dwell, 10 cycles)				
ᇤ	Solderability		I-STD-002						
	Max Soldering Conditions See solder profile, Figure 1								
	-								

- 1. TTL load See load circuit diagram #1. HCMOS load See load circuit diagram #2.
- 2. Symmetry is measured at 1.4 V with TTL load, and at 50% Vdd with HCMOS load.
- 3. Rise/Fall times are measured between 0.5 V and 2.4 V with TTL load, and between 10% Vdd and 90% Vdd with

MtronPTI reserves the right to make changes to the product(s) and service(s) described herein without notice. No liability is assumed as a result of their use or application.





