

2.4 VOLT ADVANCED+ BOOT BLOCK FLASH MEMORY

28F800C2, 28F160C2, 28F320C2 (x16)

- Flexible SmartVoltage Technology
 - 2.4 V–3.0 V Read/Program/Erase
 - 2.4 V or 1.65 V I/O Option Reduces
 Overall System Power
 - 12 V for Fast Production Programming
- High Performance
 - _____2.4 V-3.0 V: 100 ns Max Access
 - 2.7 V–3.0 V: 90 ns Max Access Time
- Optimized Architecture for Code Plus Data Storage
 - Eight 8-Kbyte Blocks,
 Top or Bottom Locations
 - Up to Sixty-Three 64-KB Blocks
 - Fast Program Suspend Capability
 - Fast Erase Suspend Capability
- Flexible Block Locking
 - Lock/Unlock Any Block
 - Full Protection on Power-Up
 - WP# Pin for Hardware Block Protection
 - V_{PP} = GND Option
 - V_{CC} Lockout Voltage
- Low Power Consumption
 - 8 mA Typical Read Power
 - 10 μA Typical Standby Power with Automatic Power Savings Feature
- **Extended Temperature Operation**
 - −40 °C to +85 °C

- Improved 12 V Production Programming
 - Faster Production Programming
 - No Additional System Logic
- 128-bit Protection Register
 - 64-bit Unique Device Identifier
 - 64-bit User Programmable OTP Cells
- Extended Cycling Capability
 - Minimum 100,000 Block Erase Cycles
- Supports Flash Data Integrator Software
 - Flash Memory Manager
 - System Interrupt Manager
 - Supports Parameter Storage, Streaming Data (e.g., voice)
- Automated Word/Byte Program and Block Erase
 - Command User Interface
 - Status Registers
- SRAM-Compatible Write Interface
- Cross-Compatible Command Support
 - Intel Basic Command Set
 - Common Flash Interface
- x16 I/O for Various Applications
 - 48-Ball μBGA* Package
 - 48/40-Lead TSOP Package
- 0.25 µ ETOX[™] VI Flash Technology

The 0.25 µm 2.4 Volt Advanced+ Boot Block flash memory, manufactured on Intel's latest 0.25 µ technology, represents a feature-rich solution for low power applications. These flash memory devices incorporate low voltage capability (2.4 V read, program and erase) with high-speed, low-power operation. Flexible block locking allows any block to be independently locked or unlocked. A 128-bit protection register enhances customers' ability to develop secure systems. Add to this the Intel-developed Flash Data Integrator (FDI) software and you have a cost-effective, flexible, monolithic code plus data storage solution. 2.4 Volt Advanced+ Boot Block products will be available in 48-lead TSOP, 40-lead TSOP, and 48-ball µBGA* packages. Additional information on this product family can be obtained by accessing Intel's Flash website: http://www.intel.com/design/flash.

Information in this document is provided in connection with Intel products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Intel's Terms and Conditions of Sale for such products, Intel assumes no liability whatsoever, and Intel disclaims any express or implied warranty, relating to sale and/or use of Intel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. Intel products are not intended for use in medical, life saving, or life sustaining applications.

Intel may make changes to specifications and product descriptions at any time, without notice.

The 28F800C2, 28F160C2, 28F320C2 may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an ordering number and are referenced in this document, or other Intel literature, may be obtained from:

Intel Corporation
P.O. Box 5937
Denver, CO 80217-9808
or call 1-800-548-4725
or visit Intel's website at http:\\www.intel.com

COPYRIGHT © INTEL CORPORATION 1998

CG-041493

*Third-party brands and names are the property of their respective owners.



CONTENTS

PAGE	PAGE
I.0 INTRODUCTION5	3.4 128-Bit Protection Register20
1.1 2.4 Volt Advanced+ Boot Block Flash	3.4.1 Reading the Protection Register20
Memory Enhancements	3.4.2 Programming the Protection Register 20
1.2 Product Overview6	3.4.3 Locking the Protection Register21
2.0 PRODUCT DESCRIPTION6	3.5 V _{PP} Program and Erase Voltages21
2.1 Package Pinouts6	3.5.1 Improved 12 V Operation for Production
2.2 Block Organization9	Programming21
2.2.1 Parameter Blocks9	3.5.2 V _{PP} ≤ V _{PPLK} for Complete Protection 21
2.2.2 Main Blocks 9	3.6 Power Consumption
	3.6.1 Active Power (Program/Erase/Read) 22
3.0 PRINCIPLES OF OPERATION10	3.6.2 Automatic Power Savings (APS)22
3.1 Bus Operation	3.6.3 Standby Power
3.1.1 Read	3.6.4 Deep Power-Down Mode
3.1.2 Output Disable	3.7 Power-Up/Down Operation
3.1.3 Standby	3.7.1 RP# Connected to System Reset 23
3.1.4 Reset	3.7.2 V _{CC} , V _{PP} and RP# Transitions
3.1.5 Write	3.8 Power Supply Decoupling23
3.2 Modes of Operation	4.0 ELECTRICAL SPECIFICATIONS24
3.2.1 Read Array11	4.1 Absolute Maximum Ratings24
3.2.2 Read Configuration	4.2 Operating Conditions24
3.2.3 Read Status Register	4.3 Capacitance25
3.2.3.1 Clearing the Status Register 12	4.4 DC Characteristics25
3.2.4 Read Query	4.5 AC Characteristics—Read Operations—
3.2.5 Program Mode	Extended Temperature29
3.2.5.1 Suspending and Resuming Program13	4.6 AC Characteristics—Write Operations—
3.2.6 Erase Mode	Extended Temperature
3.2.6.1 Suspending and Resuming Erase 14	4.7 Erase and Program Timings34
3.3 Flexible Block Locking	4.8 Reset Operations36
3.3.1 Locking Operation	5.0 ORDERING INFORMATION37
3.3.2 Locked State	CO ADDITIONAL INFORMATION 20
3.3.3 Unlocked State	6.0 ADDITIONAL INFORMATION38
3.3.4 Lock-Down State	APPENDIX A: WSM Current/Next States39
3.3.5 Reading a Block's Lock Status 19	ADDENDIV D. Draguery/France Flourehoute 44
3.3.6 Locking Operations during Erase	APPENDIX B: Program/Erase Flowcharts 41
Suspend19	APPENDIX C: Common Flash Interface Query
3.3.7 Status Register Error Checking 19	Structure 46



APPENDIX D: Architecture Block Diagram 56	APPENDIX F: Device ID Table5
APPENDIX E: Word-Wide Memory Map Diagrams57	APPENDIX G: Protection Register Addressing6

REVISION HISTORY

Date of Revision	Version	Description
11/17/98	-001	Original version



1.0 INTRODUCTION

This document contains the specifications for the 2.4 Volt Advanced+ Boot Block flash memory family. These flash memories add features which can be used to enhance the security of systems: instant block locking and a protection register.

Throughout this document, the term "2.4 V" refers to the full voltage range 2.4 V–3.0 V (except where noted otherwise) and " $V_{PP}=12$ V" refers to 12 V $\pm 5\%$. Sections 1 and 2 provide an overview of the flash memory family including applications, pinouts, pin descriptions and memory organization. Section 3 describes the operation of these products. Finally, Section 4 contains the operating specifications.

1.1 2.4 Volt Advanced+ Boot Block Flash Memory Enhancements

The 2.4 Volt Advanced+ Boot Block flash memory features:

- · Zero-latency, flexible block locking
- 128-bit Protection Register
- Simple system implementation for 12 V production programming with 2.4 V in-field programming
- Ultra-low power operation at 2.4 V
- Minimum 100,000 block erase cycles
- Common Flash Interface for software query of device specs and features

Table 1. 2.4 Volt Advanced+ Boot Block Feature Summary

Feature	8 Mbit(1), 16 Mbit, 32 Mbit(2)	Reference
V _{CC} Operating Voltage	2.4 V – 3.0 V	Table 8
V _{PP} Voltage	Provides complete write protection with optional 12 V Fast Programming	Table 8
V _{CCQ} I/O Voltage	2.4 V- 3.0 V	Note 3 (below)
Bus Width	16-bit	Table 2
Speed (ns)	8/16 Mbit: 100, 120 @ 2.4 V and 90, 110 @ 2.7 V 32 Mbit: 110, 120 @ 2.4 V and 100, 110 @ 2.7 V	Section 4.4
Blocking (top or bottom)	8 x 4-Kword parameter 8-Mb: 15 x 32-Kword main 16-Mb: 31 x 32-Kword main 32-Mb: 63 x 32-Kword main	Section 2.2 Appendix E
Operating Temperature	Extended: -40 °C to +85 °C	Table 8
Program/Erase Cycling	100,000 cycles	Table 8
Packages	48-Lead TSOP 48-Ball μBGA* CSP ⁽¹⁾	Figures 1 and 2
Block Locking	Flexible locking of any block with zero latency	Section 3.3
Protection Register	64-bit unique device number, 64-bit user programmable	Section 3.4

NOTES:

- 1. 8-Mbit density not available in µBGA* CSP.
- 32-Mbit density not available in 40-lead TSOP.
- 3. V_{CCQ} operation at 1.65 V 2.5 V available upon request.



1.2 Product Overview

Intel provides secure low voltage memory solutions with the Advanced Boot Block family of products. A new block locking feature allows instant locking/unlocking of any block with zero-latency. A 128-bit protection register allows unique flash device identification.

Discrete supply pins provide single voltage read, program, and erase capability at 2.4 V while also allowing 12 V $\mbox{\sc V}_{PP}$ for faster production programming. Improved 12 V, a new feature designed to reduce external logic, simplifies board designs when combining 12 V production programming with 2.4 V in-field programming.

The 2.4 Volt Advanced+ Boot Block flash memory products are available in x16 packages in the following densities: (see Section 6, Ordering Information)

- 8-Mbit (8,388,608 bit) flash memories organized as either 512 Kwords of 16 bits each.
- 16-Mbit (16,777,216 bit) flash memories organized as either 1024 Kwords of 16 bits each.
- 32-Mbit (33,554,432 bit) flash memories organized as either 2048 Kwords of 16 bits each.

Eight 8-KB parameter blocks are located at either the top (denoted by -T suffix) or the bottom (-B suffix) of the address map in order to accommodate different microprocessor protocols for kernel code location. The remaining memory is grouped into 64-Kbyte main blocks.

All blocks can be locked or unlocked instantly to provide complete protection for code or data. (see Section 3.3 for details).

The Command User Interface (CUI) serves as the interface between the microprocessor or microcontroller and the internal operation of the flash memory. The internal Write State Machine (WSM) automatically executes the algorithms and timings necessary for program and erase operations, including verification, thereby unburdening the microprocessor or microcontroller.

The status register indicates the status of the WSM by signifying block erase or word program completion and status.

Program and erase automation allows program and erase operations to be executed using an industry-standard two-write command sequence to the CUI. Program operations are performed in word or byte increments. Erase operations erase all locations within a block simultaneously. Both program and erase operations can be suspended by the system software in order to read from any other block. In addition, data can be programmed to another block during an erase suspend.

The 2.4 Volt Advanced+ Boot Block flash memories offer two low power savings features: Automatic Power Savings (APS) and standby mode. The device automatically enters APS mode following the completion of a read cycle. Standby mode is initiated when the system deselects the device by driving CE# inactive. Combined, these two power savings features significantly reduce power consumption.

The device can be reset by lowering RP# to GND. This provides CPU-memory reset synchronization and additional protection against bus noise that may occur during system reset and power-up/down sequences (see Section 3.5 and 3.6).

Refer to the *DC Characteristics* Section 4.3 for complete current and voltage specifications. Refer to the *AC Characteristics* Sections 4.4 and 4.5, for read and write performance specifications. Program and erase times and shown in Section 4.6.

2.0 PRODUCT DESCRIPTION

This section provides device pin descriptions and package pinouts for the 2.4 Volt Advanced+ Boot Block flash memory family which is available in 48-lead TSOP (x16) and 48-ball µBGA packages (Figures 1 and 2, respectively).

2.1 Package Pinouts

In each diagram, upgrade pins from one density to the next are circled.







Figure 1. 48-Lead TSOP Package for x16 Configurations



- . Shaded connections indicate the upgrade address connections. Lower density devices will not have the upper address solder balls. Routing is not recommended in this area. A₁₉ is the upgrade address for the 16-Mbit device. A₂₀ is the upgrade address for the 32-Mbit device.
- 2. 8-Mbit not available on μBGA^* CSP.

Figure 2. x16 48-Ball μ BGA* Chip Size Package (Top View, Ball Down)



Table 2. 2.4 Volt Advanced+ Boot Block Pin Descriptions

Symbol	Туре	Name and Function				
A ₀ -A ₂₁	INPUT	ADDRESS INPUTS for memory addresses. Addresses are internally latched during a program or erase cycle. 8-Mbit x 16: A[0-18], 16-Mbit x 16: A[0-19], 32-Mbit x 16: A[0-20]				
DQ ₀ –DQ ₇	INPUT/OUTPUT	DATA INPUTS/OUTPUTS: Inputs array data on the second CE# and WE# cycle during a Program command. Inputs commands to the Command User Interface when CE# and WE# are active. Data is internally latched. Outputs array, configuration and status register data. The data pins float to tri-state when the chip is de-selected or the output are disabled.				
DQ ₈ -DQ ₁₅	INPUT/OUTPUT	DATA INPUTS/OUTPUTS: Inputs array data on the second CE# and WE# cycle during a Program command. Data is internally latched. Outputs array and configuration data. The data pins float to tri-state when the chip is de-selected.				
CE#	INPUT	CHIP ENABLE: Activates the internal control logic, input buffers, decoders and sense amplifiers. CE# is active low. CE# high de-selects the memory device and reduces power consumption to standby levels.				
OE#	INPUT	OUTPUT ENABLE: Enables the device's outputs through the data buffers during a read operation. OE# is active low.				
WE#	INPUT	WRITE ENABLE: Controls writes to the command register and memory array. WE# is active low. Addresses and data are latched on the rising edge of the second WE# pulse.				
RP#	INPUT	RESET/DEEP POWER-DOWN: Uses two voltage levels (V_{IL}, V_{IH}) to control reset/deep power-down mode.				
		When RP# is at logic low, the device is in reset/deep power-down mode, which drives the outputs to High-Z, resets the Write State Machine, and minimizes current levels (I _{CCD}).				
		When RP# is at logic high, the device is in standard operation. When RP# transitions from logic-low to logic-high, the device resets all blocks to locked and defaults to the read array mode.				
WP#	INPUT	WRITE PROTECT: Controls the lock-down function of the flexible Locking feature				
		When WP# is a logic low, the lock-down mechanism is enabled and blocks marked lock-down cannot be unlocked through software.				
		When WP# is logic high, the lock-down mechanism is disabled and blocks previously locked-down are now locked and can be unlocked and locked through software. After WP# goes low, any blocks previously marked lock-down revert to that state.				
		See Section 3.3 for details on block locking.				
V _{CC}	SUPPLY	DEVICE POWER SUPPLY: [2.4 V–3.0 V] Supplies power for device operations.				



Table 2. 2.4 \	/olt Advanced+ Boot Block Pin Descriptions (Continued)

Symbol	Туре	Name and Function
V _{CCQ}	INPUT	I/O POWER SUPPLY: Supplies power for input/output buffers.
		[2.4 V–3.0 V] This input should be tied directly to V _{CC} .
		[1.65 V- 2.5 V] Lower I/O power supply voltage available upon request. Contact your Intel representative for more information.
V _{PP}	INPUT/ SUPPLY	PROGRAM/ERASE POWER SUPPLY: [1.65 V–3.0 V or 11.4 V–12.6 V] Operates as a input at logic levels to control complete device protection. Supplies power for accelerated program and erase operations in 12 V \pm 5% range. This pin cannot be left floating.
		Lower $V_{PP} \le V_{PPLK}$, to protect all contents against Program and Erase commands.
		Set $V_{PP} = V_{CC}$ for in-system read, program and erase operations. In this configuration, V_{PP} can drop as low as 1.65 V to allow for resistor or diode drop from the system supply. Note that if V_{PP} is driven by a logic signal, $V_{IH} = 1.65$. That is, V_{PP} must remain above 1.65V to perform insystem flash modifications.
		Raise V _{PP} to 12 V \pm 5% for faster program and erase in a production environment. Applying 12 V \pm 5% to V _{PP} can only be done for a maximum of 1000 cycles on the main blocks and 2500 cycles on the parameter blocks. V _{PP} may be connected to 12 V for a total of 80 hours maximum. See Section 3.4 for details on V _{PP} voltage configurations.
GND	SUPPLY	GROUND: For all internal circuitry. All ground inputs must be connected.
NC		NO CONNECT: Pin may be driven or left floating.

2.2 Block Organization

The 2.4 Volt Advanced+ Boot Block is an asymmetrically-blocked architecture that enables system integration of code and data within a single flash device. Each block can be erased independently of the others up to 100,000 times. For the address locations of each block, see the memory maps in Appendix E.

2.2.1 PARAMETER BLOCKS

The 2.4 Volt Advanced+ Boot Block flash memory architecture includes parameter blocks to facilitate storage of frequently updated small parameters (i.e., data that would normally be stored in an EEPROM). Each device contains eight parameter blocks of 8-Kbytes/4-Kwords (4,096 words).

2.2.2 MAIN BLOCKS

After the parameter blocks, the remainder of the array is divided into 32-Kword (32,768 words) main blocks for data or code storage. Each 8-Mbit, 16-Mbit, or 32-Mbit device contains 15, 31, or 63 main blocks, respectively.



3.0 PRINCIPLES OF OPERATION

The 2.4 Volt Advanced+ Boot Block flash memory family utilizes a CUI and automated algorithms to simplify program and erase operations. The CUI allows for 100% CMOS-level control inputs and fixed power supplies during erasure and programming.

The internal WSM completely automates program and erase operations while the CUI signals the start of an operation and the status register reports status. The CUI handles the WE# interface to the data and address latches, as well as system status requests during WSM operation.

3.1 Bus Operation

The 2.4 Volt Advanced+ Boot Block flash memory devices read, program and erase in-system via the local CPU or microcontroller. All bus cycles to or from the flash memory conform to standard microcontroller bus cycles. Four control pins dictate the data flow in and out of the flash component: CE#, OE#, WE# and RP#. These bus operations are summarized in Table 3.

3.1.1 READ

The flash memory has four read modes available: read array, read configuration, read status and read query. These modes are accessible independent of

the V_{PP} voltage. The appropriate read mode command must be issued to the CUI to enter the corresponding mode. Upon initial device power-up or after exit from reset, the device automatically defaults to read array mode.

CE# and OE# must be driven active to obtain data at the outputs. CE# is the device selection control; when active it enables the flash memory device. OE# is the data output control and it drives the selected memory data onto the I/O bus. For all read modes, WE# and RP# must be at V_{IH} . Figure 7 illustrates a read cycle.

3.1.2 OUTPUT DISABLE

With OE# at a logic-high level ($V_{\rm H}$), the device outputs are disabled. Output pins are placed in a high-impedance state.

3.1.3 STANDBY

Deselecting the device by bringing CE# to a logichigh level ($V_{\rm IH}$) places the device in standby mode, which substantially reduces device power consumption without any latency for subsequent read accesses. In standby, outputs are placed in a high-impedance state independent of OE#. If deselected during program or erase operation, the device continues to consume active power until the program or erase operation is complete.

_		_	_	_	_	
Tэ	hla	2	Bus	\bigcap	ratio	ne(1)

Mode	Note	RP#	CE#	OE#	WE#	DQ ₀₋₇	DQ ₈₋₁₅
Read (Array, Status, Configuration, or Query)	2-4	V _{IH}	V _{IL}	V _{IL}	V _{IH}	D _{OUT}	D _{OUT}
Output Disable	2	V _{IH}	V _{IL}	V _{IH}	V _{IH}	High Z	High Z
Standby	2	V _{IH}	V _{IH}	х	х	High Z	High Z
Reset	2,7	V _{IL}	Х	Х	Х	High Z	High Z
Write	2,5-7	V _{IH}	V _{IL}	V _{IH}	V _{IL}	D _{IN}	D _{IN}

NOTES:

- 1. 8-bit devices use only DQ [0:7], 16-bit devices use DQ [0:15]
- 2. $\,$ X must be $\,$ V $_{IL}$, $\,$ V $_{IH}$ for control pins and addresses.
- 3. See DC Characteristics for V_{PPLK} , V_{PP1} , V_{PP2} , V_{PP3} , voltages.
- 4. Manufacturer and device codes may also be accessed in read configuration mode (A-A₂₀ = 0). See Table 4.
- 5. Refer to Table 5 for valid D_{IN} during a write operation.
- 6. To program or erase the lockable blocks, hold WP# at V_{IH}.
- 7. RP# must be at GND ± 0.2 V to meet the maximum deep power-down current specified.



3.1.4 RESET

From read mode, RP# at $V_{\rm IL}$ for time $t_{\rm PLPH}$ deselects the memory, places output drivers in a high-impedance state, and turns off all internal circuits. After return from reset, a time $t_{\rm PHQV}$ is required until the initial read access outputs are valid. A delay ($t_{\rm PHWL}$ or $t_{\rm PHEL}$) is required after return from reset before a write can be initiated. After this wake-up interval, normal operation is restored. The CUI resets to read array mode, the status register is set to 80H, and all blocks are locked. This case is shown in Figure 9A.

If RP# is taken low for time t_{PLPH} during a program or erase operation, the operation will be aborted and the memory contents at the aborted location (for a program) or block (for an erase) are no longer valid, since the data may be partially erased or written. The abort process goes through the following sequence: When RP# goes low, the device shuts down the operation in progress, a process which takes time t_{PLRH} to complete. After this time t_{PLRH}, the part will either reset to read array mode (if RP# has gone high during tPLRH, Figure 9B) or enter reset mode (if RP# is still logic low after t_{PLRH}, Figure 9C). In both cases, after returning from an aborted operation, the relevant time t_{PHQV} or t_{PHWL}/t_{PHEL} must be waited before a read or write operation is initiated, as discussed in the previous paragraph. However, in this case, these delays are referenced to the end of tplrh rather than when RP# goes high.

As with any automated device, it is important to assert RP# during system reset. When the system comes out of reset, processor expects to read from the flash memory. Automated flash memories provide status information when read during program or block erase operations. If a CPU reset occurs with no flash memory reset, proper CPU initialization may not occur because the flash memory may be providing status information instead of array data. Intel's flash memories allow proper CPU initialization following a system reset through the use of the RP# input. In this application, RP# is controlled by the same RESET# signal that resets the system CPU.

3.1.5 WRITE

A write takes place when both CE# and WE# are low and OE# is high. Commands are written to the Command User Interface (CUI) using standard microprocessor write timings to control flash operations. The CUI does not occupy an

addressable memory location. The address and data buses are latched on the rising edge of the second WE# or CE# pulse, whichever occurs first. Figure 8 illustrates a program and erase operation. The available commands are shown in Table 6, and Appendix A provides detailed information on moving between the different modes of operation using CUI commands.

There are two commands that modify array data: Program (40H) and Erase (20H). Writing either of these commands to the internal Command User Interface (CUI) initiates a sequence of internally-timed functions that culminate in the completion of the requested task (unless that operation is aborted by either RP# being driven to $V_{\rm IL}$ for $t_{\rm PLRH}$ or an appropriate suspend command).

3.2 Modes of Operation

The flash memory has four read modes and two write modes. The read modes are read array, read configuration, read status, and read query. The write modes are program and erase. Three additional modes (erase suspend to program, erase suspend to read and program suspend to read) are available only during suspended operations. These modes are reached using the commands summarized in Tables 5 and 6. A comprehensive chart showing the state transitions is in Appendix A.

3.2.1 READ ARRAY

When RP# transitions from $V_{\rm IL}$ (reset) to $V_{\rm IH}$, the device defaults to read array mode and will respond to the read control inputs (CE#, address inputs, and OE#) without any additional CUI commands.

When the device is in read array mode, four control signals control data output:

- WE# must be logic high (V_{IH})
- CE# must be logic low (V_{IL})
- OE# must be logic low (V_{IL})
- RP# must be logic high (V_{IH})

In addition, the address of the desired location must be applied to the address pins. If the device is not in read array mode, as would be the case after a program or erase operation, the Read Array command (FFH) must be written to the CUI before array reads can take place.



3.2.2 READ CONFIGURATION

The read configuration mode outputs the manufacturer/device identifier. The device is switched to this mode by writing the read configuration command (90H). Once in this mode, read cycles from addresses shown in Table 4 retrieve the specified information. To return to read array mode, write the Read Array command (FFH).

The Read Configuration mode outputs three types of information: the manufacturer/device identifier, the block locking status, and the protection register. The device is switched to this mode by writing the Read Configuration command (90H). Once in this mode, read cycles from addresses shown in Table 4 retrieve the specified information. To return to read array mode, write the Read Array command (FFH).

Table 4. Read Configuration Table

Item	Address	Data
Manufacturer Code (x16)	00000	0089
Device ID (See Appendix F)	00001	ID
Block Lock Configuration ²	XX002(1)	LOCK
Block Is Unlocked		$DQ_0 = 0$
Block Is Locked		DQ ₀ = 1
Block Is Locked-Down		DQ ₁ = 1
Protection Register Lock ³	80	PR-LK
Protection Register (x16)	81-88	PR

NOTES:

- "XX" specifies the block address of lock configuration being read.
- 2. See Section 3.3.4 for valid lock status outputs.
- 3. See Section 3.4 for protection register information.
- 4. Other locations within the configuration address space are reserved by Intel for future use.

3.2.3 READ STATUS REGISTER

The status register indicates the status of device operations, and the success/failure of that operation. The Read Status Register (70H)

command causes subsequent reads to output data from the status register until another command is issued. To return to reading from the array, issue a Read Array (FFH) command.

The status register bits are output on DQ_0 – DQ_7 . The upper byte, DQ_8 – DQ_{15} , outputs 00H during a Read Status Register command.

The contents of the status register are latched on the falling edge of OE# or CE#, whichever occurs last. This prevents possible bus errors which might occur if status register contents change while being read. CE# or OE# must be toggled with each subsequent status read, or the status register will not indicate completion of a program or erase operation.

When the WSM is active, SR.7 will indicate the status of the WSM; the remaining bits in the status register indicate whether the WSM was successful in performing the desired operation (see Table 7).

3.2.3.1 Clearing the Status Register

The WSM sets status bits 1 through 7 to "1," and clears bits 2, 6 and 7 to "0," but cannot clear status bits 1 or 3 through 5 to "0." Because bits 1, 3, 4 and 5 indicate various error conditions, these bits can only be cleared through the use of the Clear Status Register (50H) command. By allowing the system software to control the resetting of these bits, several operations may be performed (such as cumulatively programming several addresses or erasing multiple blocks in sequence) before reading the status register to determine if an error occurred during that series. Clear the status register before beginning another command or sequence. Note that the Read Array command must be issued before data can be read from the memory array. Resetting the device also clears the status register.

3.2.4 READ QUERY

The read query mode outputs Common Flash Interface (CFI) data when the device is read. This can be accessed by writing the Read Query Command (98H). The CFI data structure contains information such as block size, density, command set and electrical specifications. Once in this mode, read cycles from addresses shown in Appendix C retrieve the specified information. To return to read array mode, write the Read Array command (FFH).



3.2.5 PROGRAM MODE

Programming is executed using a two-write sequence. The Program Setup command (40H) is written to the CUI followed by a second write which specifies the address and data to be programmed. The WSM will execute a sequence of internally timed events to program desired bits of the addressed location, then verify the bits are sufficiently programmed. Programming the memory results in specific bits within an address location being changed to a "0." If the user attempts to program "1"s, the memory cell contents do not change and no error occurs.

The status register indicates programming status: while the program sequence executes, status bit 7 is "0." The status register can be polled by toggling either CE# or OE#. While programming, the only valid commands are Read Status Register, Program Suspend, and Program Resume.

When programming is complete, the program status bits should be checked. If the programming operation was unsuccessful, bit SR.4 of the status register is set to indicate a program failure. If SR.3 is set then V_{PP} was not within acceptable limits, and the WSM did not execute the program command. If SR.1 is set, a program operation was attempted on a locked block and the operation was aborted.

The status register should be cleared before attempting the next operation. Any CUI instruction can follow after programming is completed; however, to prevent inadvertent status register reads, be sure to reset the CUI to read array mode.

3.2.5.1 Suspending and Resuming Program

The Program Suspend command halts an inprogress program operation so that data can be read from other locations of memory. Once the programming process starts, writing the Program Suspend command to the CUI requests that the WSM suspend the program sequence (at predetermined points in the program algorithm). The device continues to output status register data after the Program Suspend command is written. Polling status register bits SR.7 and SR.2 will determine when the program operation has been suspended (both will be set to "1"). twhRH1/tehRH1 specify the program suspend latency.

A Read Array command can now be written to the CUI to read data from blocks other than that which is suspended. The only other valid commands, while program is suspended, are Read Status Register, Read Configuration, Read Query, and Program Resume. After the Program Resume command is written to the flash memory, the WSM will continue with the programming process and status register bits SR.2 and SR.7 will automatically be cleared. The device automatically outputs status register data when read (see Figure 11 in Appendix B. Program Suspend/Resume Flowchart) after the Program Resume command is written. VPP must remain at the same V_{PP} level used for program while in program suspend mode. RP# must also remain at VIH.

3.2.6 ERASE MODE

To erase a block, write the Erase Set-up and Erase Confirm commands to the CUI, along with an address identifying the block to be erased. This address is latched internally when the Erase Confirm command is issued. Block erasure results in all bits within the block being set to "1." Only one block can be erased at a time. The WSM will execute a sequence of internally timed events to program all bits within the block to "0," erase all bits within the block are sufficiently erased. While the erase executes, status bit 7 is a "0."

When the status register indicates that erasure is complete, check the erase status bit to verify that the erase operation was successful. If the Erase operation was unsuccessful, SR.5 of the status register will be set to a "1," indicating an erase failure. If V_{PP} was not within acceptable limits after the Erase Confirm command was issued, the WSM will not execute the erase sequence; instead, SR.5 of the status register is set to indicate an erase error, and SR.3 is set to a "1" to identify that V_{PP} supply voltage was not within acceptable limits.

After an erase operation, clear the status register (50H) before attempting the next operation. Any CUI instruction can follow after erasure is completed; however, to prevent inadvertent status register reads, it is advisable to place the flash in read array mode after the erase is complete.



3.2.6.1 Suspending and Resuming Erase

Since an erase operation requires on the order of seconds to complete, an Erase Suspend command is provided to allow erase-sequence interruption in order to read data from or program data to another block in memory. Once the erase sequence is started, writing the Erase Suspend command to the CUI suspends the erase sequence at a predetermined point in the erase algorithm. The status register will indicate if/when the erase operation has been suspended. Erase suspend latency is specified by twhere?

A Read Array/Program command can now be written to the CUI to read/program data from/to blocks other than that which is suspended. This nested Program command can subsequently be suspended to read yet another location. The only valid commands while erase is suspended are Read Status Register, Read Configuration, Read Query, Program Setup, Program Resume, Erase Resume, Lock Block, Unlock Block and Lock-Down Block. During erase suspend mode, the chip can be placed in a pseudo-standby mode by taking CE# to V_{IH} . This reduces active current consumption.

Erase Resume continues the erase sequence when CE# = $V_{\rm IL}$. As with the end of a standard erase operation, the status register must be read and cleared before the next instruction is issued.

Table 5. Command Bus Definitions

		First Bus Cycle			Sec	ond Bus C	ycle
Command	Notes	Oper	Addr	Data	Oper	Addr	Data
Read Array	4	Write	Х	FFH			
Read Configuration	2, 4	Write	Х	90H	Read	IA	ID
Read Query	2, 4	Write	Х	98H	Read	QA	QD
Read Status Register	4	Write	Х	70H	Read	Х	SRD
Clear Status Register	4	Write	Х	50H			
Program	3,4	Write	Х	40H/10H	Write	PA	PD
Block Erase/Confirm	4	Write	Х	20H	Write	BA	D0H
Program/Erase Suspend	4	Write	Х	вон			
Program/Erase Resume	4	Write	Х	D0H			
Lock Block	4	Write	Х	60H	Write	ВА	01H
Unlock Block	4	Write	Х	60H	Write	ВА	D0H
Lock-Down Block	4	Write	Х	60H	Write	ВА	2FH
Protection Program	4	Write	Х	C0H	Write	PA	PD

X = Don't Care PA = Prog Addr BA = Block Addr IA = Identifier Addr. QA = Query Addr. SRD = Status Reg. Data PD = Prog Data ID = Identifier Data QD = Query Data NOTES:

- 1. Bus operations are defined in Table 3.
- 2. Following the Read Configuration or Read Query commands, read operations output device configuration or CFI query information, respectively. See Section 3.2.2 and 3.2.4.
- 3. Either 40H or 10H command is valid, but the Intel standard is 40H.
- $\text{4.} \quad \text{When writing commands, the upper data bus } [DQ_8-DQ_{15}] \text{ should be either } V_{IL} \text{ or } V_{IH} \text{, to minimize current draw.}$



Table 6. Command Codes and Descriptions

Code	Device Mode	Description
FF	Read Array	Places device in read array mode, such that array data will be output on the data pins.
40	Program Set-Up	This is a two-cycle command. The first cycle prepares the CUI for a program operation. The second cycle latches addresses and data information and initiates the WSM to execute the Program algorithm. The flash outputs status register data when CE# or OE# is toggled. A Read Array command is required after programming to read array data. See Section 3.2.5.
20	Erase Set-Up	Prepares the CUI for the Erase Confirm command. If the next command is not an Erase Confirm command, then the CUI will (a) set both SR.4 and SR.5 of the status register to a "1," (b) place the device into the read status register mode, and (c) wait for another command. See Section 3.2.6.
D0	Erase Confirm	If the previous command was an Erase Set-Up command, then the CUI will close the address and data latches, and begin erasing the block indicated on the address pins. During program/erase, the device will respond only to the Read Status Register, Program Suspend and Erase Suspend commands and will output status register data when CE# or OE# is toggled.
	Program/Erase Resume	If a program or erase operation was previously suspended, this command will resume that operation.
	Unlock Block	If the previous command was Configuration Set-Up, the CUI will latch the address and unlock the block indicated on the address pins. If the block had been previously set to Lock-Down, this operation will have no effect. (Sect. 3.3)
В0	Program Suspend Erase Suspend	Issuing this command will begin to suspend the currently executing program/erase operation. The status register will indicate when the operation has been successfully suspended by setting either the program suspend (SR.2) or erase suspend (SR.6) and the WSM status bit (SR.7) to a "1" (ready). The WSM will continue to idle in the SUSPEND state, regardless of the state of all input control pins except RP#, which will immediately shut down the WSM and the remainder of the chip if RP# is driven to $V_{\rm IL}$. See Sections 3.2.5.1 and 3.2.6.1.
70	Read Status Register	This command places the device into read status register mode. Reading the device will output the contents of the status register, regardless of the address presented to the device. The device automatically enters this mode after a program or erase operation has been initiated. See Section 3.2.3.
50	Clear Status Register	The WSM can set the block lock status (SR.1) , V _{PP} Status (SR.3), program status (SR.4), and erase status (SR.5) bits in the status register to "1," but it cannot clear them to "0." Issuing this command clears those bits to "0."
90	Read Configuration	Puts the device into the read configuration mode, so that reading the device will output the manufacturer/device codes or block lock status. Section 3.2.2.
60	Configuration Set-Up	Prepares the CUI for changes to the device configuration, such as block locking changes. If the next command is not Block Unlock, Block Lock, or Block Lock-Down, then the CUI will set both the program and erase status register bits to indicate a command sequence error. See Section 3.3.
01	Lock-Block	If the previous command was Configuration Set-Up, the CUI will latch the address and lock the block indicated on the address pins. (Section 3.3)



 Table 6. Command Codes and Descriptions (Continued)

Code	Device Mode	Description
2F	Lock-Down	If the previous command was a Configuration Set-Up command, the CUI will latch the address and lock-down the block indicated on the address pins. (Section 3.3)
98	Read Query	Puts the device into the read query mode, so that reading the device will output Common Flash Interface information. See Section 3.2.4 and Appendix C.
CO	Protection Program Setup	This is a two-cycle command. The first cycle prepares the CUI for an program operation to the protection register. The second cycle latches addresses and data information and initiates the WSM to execute the Protection Program algorithm to the protection register. The flash outputs status register data when CE# or OE# is toggled. A Read Array command is required after programming to read array data. See Section 3.4.
10	Alt. Prog Set-Up	Operates the same as Program Set-up command. (See 40H/Program Set-Up)
00	Invalid/ Reserved	Unassigned commands that should not be used. Intel reserves the right to redefine these codes for future functions.

NOTE:

See Appendix A for mode transition information.



Table 7. Status Register Bit Definition

WSMS	ESS	ES	PS	VPPS	PSS	BLS	R
7	6	5	4	3	2	1	0

	NOTES:
SR.7 WRITE STATE MACHINE STATUS 1 = Ready (WSMS) 0 = Busy	Check Write State Machine bit first to determine Word Program or Block Erase completion, before checking Program or Erase Status bits.
SR.6 = ERASE-SUSPEND STATUS (ESS) 1 = Erase Suspended 0 = Erase In Progress/Completed	When Erase Suspend is issued, WSM halts execution and sets both WSMS and ESS bits to "1." ESS bit remains set to "1" until an Erase Resume command is issued.
SR.5 = ERASE STATUS (ES) 1 = Error In Block Erase 0 = Successful Block Erase	When this bit is set to "1," WSM has applied the max. number of erase pulses to the block and is still unable to verify successful block erasure.
SR.4 = PROGRAM STATUS (PS) 1 = Error in Programming 0 = Successful Programming	When this bit is set to "1," WSM has attempted but failed to program a word/byte.
SR.3 = V _{PP} STATUS (VPPS) 1 = V _{PP} Low Detect, Operation Abort 0 = V _{PP} OK	The V_{PP} status bit does not provide continuous indication of V_{PP} level. The WSM interrogates V_{PP} level only after the Program or Erase command sequences have been entered, and informs the system if V_{PP} has not been switched on. The V_{PP} is also checked before the operation is verified by the WSM. The V_{PP} status bit is not guaranteed to report accurate feedback between V_{PPLK} and V_{PP1} Min.
SR.2 = PROGRAM SUSPEND STATUS (PSS) 1 = Program Suspended 0 = Program in Progress/Completed	When Program Suspend is issued, WSM halts execution and sets both WSMS and PSS bits to "1." PSS bit remains set to "1" until a Program Resume command is issued.
SR.1 = BLOCK LOCK STATUS 1 = Prog/Erase attempted on a locked block; Operation aborted. 0 = No operation to locked blocks	If a program or erase operation is attempted to one of the locked blocks, this bit is set by the WSM. The operation specified is aborted and the device is returned to read status mode.
SR.0 = RESERVED FOR FUTURE ENHANCEMENTS (R)	This bit is reserved for future use and should be masked out when polling the status register.

NOTES:

^{1.} A Command Sequence Error is indicated when both SR.4 , SR.5 and SR.7 are set.



3.3 Flexible Block Locking

The Intel® 2.4 Volt Advanced+ Boot Block products offer an instant, individual block locking scheme that allows any block to be locked or unlocked with no latency, enabling instant code and data protection.

This locking scheme offers two levels of protection. The first level allows software-only control of block locking (useful for data blocks that change frequently), while the second level requires hardware interaction before locking can be changed (useful for code blocks that change infrequently).

The following sections will discuss the operation of the locking system. The term "state [XYZ]" will be used to specify locking states; e.g., "state [001]," where X = value of WP#, Y = bit DQ₁ of the Block Lock status register, and Z = bit DQ₀ of the Block Lock status register. Table 9 defines all of these possible locking states.

3.3.1 LOCKING OPERATION

The following concisely summarizes the locking functionality.

- All blocks power-up locked, then can be unlocked or locked with the Unlock and Lock commands
- The Lock-Down command locks a block and prevents it from being unlocked when WP# = 0.
 - When WP# = 1, Lock-Down is overridden and commands can unlock/lock lockeddown blocks.
 - When WP# returns to 0, locked-down blocks return to Lock-Down.
 - Lock-Down is cleared only when the device is reset or powered-down.

The locking status of each block can set to Locked, Unlocked, and Lock-Down, each of which will be described in the following sections. A comprehensive state table for the locking functions is shown in Table 9, and a flowchart for locking operations is shown in Figure 14.

3.3.2 LOCKED STATE

The default status of all blocks upon power-up or reset is locked (states [001] or [101]). Locked blocks are fully protected from alteration. Any program or erase operations attempted on a locked block will return an error on bit SR.1 of the status register. The status of a locked block can be changed to Unlocked or Lock-Down using the appropriate software commands. An Unlocked block can be locked by writing the Lock command sequence. 60H followed by 01H.

3.3.3 UNLOCKED STATE

Unlocked blocks (states [000], [100], [110]) can be programmed or erased. All unlocked blocks return to the Locked state when the device is reset or powered down. The status of an unlocked block can be changed to Locked or Locked-Down using the appropriate software commands. A Locked block can be unlocked by writing the Unlock command sequence, 60H followed by DOH.

3.3.4 LOCK-DOWN STATE

Blocks that are Locked-Down (state [011]) are protected from program and erase operations (just like Locked blocks), but their protection status cannot be changed using software commands alone. A Locked or Unlocked block can be Lockeddown by writing the Lock-Down command sequence, 60H followed by 2FH. Locked-Down blocks revert to the Locked state when the device is reset or powered down.

The Lock-Down function is dependent on the WP# input pin. When WP# = 0, blocks in Lock-Down [011] are protected from program, erase, and lock status changes. When WP# = 1, the Lock-Down function is disabled ([111]) and locked-down blocks can be individually unlocked by software command to the [110] state, where they can be erased and programmed. These blocks can then be relocked [111] and unlocked [110] as desired while WP# remains high. When WP# goes low, blocks that were previously locked-down return to the Lock-Down state [011] regardless of any changes made while WP# was high. Device reset or power-down resets all blocks, including those in Lock-Down, to Locked state.



3.3.5 READING A BLOCK'S LOCK STATUS

The lock status of every block can be read in the configuration read mode of the device. To enter this mode, write 90H to the device. Subsequent reads at Block Address + 00002 will output the lock status of that block. The lock status is represented by the lowest two output pins, DQ_0 and DQ_1 . DQ_0 indicates the Block Lock/Unlock status and is set by the Lock command and cleared by the Unlock command. It is also automatically set when entering Lock-Down. DQ_1 indicates Lock-Down status and is set by the Lock-Down command. It cannot be cleared by software, only by device reset or power-down.

Table 8. Block Lock Status

Item	Address	Data
Block Lock Configuration	XX002	LOCK
Block Is Unlocked		$DQ_0 = 0$
Block Is Locked		DQ ₀ = 1
Block Is Locked-Down		DQ ₁ = 1

3.3.6 LOCKING OPERATIONS DURING ERASE SUSPEND

Changes to block lock status can be performed during an erase suspend by using the standard locking command sequences to unlock, lock, or lock-down a block. This is useful in the case when another block needs to be updated while an erase operation is in progress.

To change block locking during an erase operation, first write the erase suspend command (B0H), then check the status register until it indicates that the erase operation has been suspended. Next write the desired lock command sequence to a block and

the lock status will be changed. After completing any desired lock, read, or program operations, resume the erase operation with the Erase Resume command (D0H).

If a block is locked or locked-down during a suspended erase of the same block, the locking status bits will be changed immediately, but when the erase is resumed, the erase operation will complete.

Locking operations cannot be performed during a program suspend. Refer to Appendix A for detailed information on which commands are valid during erase suspend.

3.3.7 STATUS REGISTER ERROR CHECKING

Using nested locking or program command sequences during erase suspend can introduce ambiguity into status register results.

Since locking changes are performed using a two cycle command sequence, e.g., 60H followed by 01H to lock a block, following the Configuration Setup command (60H) with an invalid command will produce a lock command error (SR.4 and SR.5 will be set to 1) in the status register. If a lock command error occurs during an erase suspend, SR.4 and SR.5 will be set to 1, and will remain at 1 after the erase is resumed. When erase is complete, any possible error during the erase cannot be detected via the status register because of the previous locking command error.

A similar situation happens if an error occurs during a program operation error nested within an erase suspend.



	Table of Block Estating State Translations									
Current State			Erase/Prog	Lock Comma	and Input Resul	t [Next State]				
WP#	DQ ₁	DQ ₀	Name	Allowed?	Lock	Unlock	Lock-Down			
0	0	0	"Unlocked"	Yes	Goes To [001]	No Change	Goes To [011]			
0	0	1	"Locked" (Default)	No	No Change	Goes To [000]	Goes To [011]			
0	1	1	"Locked-Down"	No	No Change	No Change	No Change			
1	0	0	"Unlocked"	Yes	Goes To [101]	No Change	Goes To [111]			
1	0	1	"Locked"	No	No Change	Goes To [100]	Goes To [111]			
1	1	0	Lock-Down Disabled	Yes	Goes To [111]	No Change	Goes To [111]			
1	1	1	Lock-Down Disabled	No	No Change	Goes To [110]	No Change			

Table 9. Block Locking State Transitions

NOTES:

- In this table, the notation [XYZ] denotes the locking state of a block, where X = WP#, Y = DQ1, and Z = DQ0. The current locking state of a block is defined by the state of WP# and the two bits of the block lock status (DQ0, DQ1). DQ0 indicates if a block is locked (1) or unlocked (0). DQ1 indicates if a block has been locked-down (1) or not (0).
- 2. At power-up or device reset, all blocks default to Locked state [001] (if WP#= 0). Holding WP# = 0 is the recommended default.
- 3. The "Erase/Program Allowed?" column shows whether erase and program operations are enabled (Yes) or disabled (No) in that block's current locking state.
- 4. The "Lock Command Input Result [Next State]" column shows the result of writing the three locking commands (Lock, Unlock, Lock-Down) in the current locking state. For example, "Goes To [001]" would mean that writing the command to a block in the current locking state would change it to [001].

3.4 128-Bit Protection Register

The Advanced+ Boot Block architecture includes a 128-bit protection register than can be used to increase the security of a system design. For example, the number contained in the protection register can be used to "mate" the flash component with other system components such as the CPU or ASIC, preventing device substitution. Additional application information can be found in Intel application note AP-657 Designing with the Advanced+ Boot Block Flash Memory Architecture.

The 128-bits of the protection register are divided into two 64-bit segments. One of the segments is programmed at the Intel factory with a unique 64-bit number, which is unchangeable. The other segment is left blank for customer designs to program as desired. Once the customer segment is programmed, it can be locked to prevent reprogramming.

3.4.1 READING THE PROTECTION REGISTER

The protection register is read in the configuration read mode. The device is switched to this mode by writing the Read Configuration command (90H). Once in this mode, read cycles from addresses shown in Appendix G retrieve the specified information. To return to read array mode, write the Read Array command (FFH).

3.4.2 PROGRAMMING THE PROTECTION REGISTER

The protection register bits are programmed using the two-cycle Protection Program command. The 64-bit number is programmed 16 bits at a time for word-wide parts and eight bits at a time for byte-wide parts. First write the Protection Program Setup command, C0H. The next write to the device will latch in address and data and program the specified location. The allowable addresses are shown in Appendix G. See Figure 15 for the *Protection Register Programming Flowchart*.



Attempts to address Protection Program commands outside the defined protection register address space should not be attempted. This space is reserved for future use. Attempting to program to a previously locked protection register segment will result in a status register error (program error bit SR.4 and lock error bit SR.1 will be set to 1).

3.4.3 LOCKING THE PROTECTION REGISTER

The user-programmable segment of the protection register is lockable by programming Bit 1 of the PR-LOCK location to 0. Bit 0 of this location is programmed to 0 at the Intel factory to protect the unique device number. This bit is set using the Protection Program command to program "FFFD" to the PR-LOCK location. After these bits have been programmed, no further changes can be made to the values stored in the protection register. Protection Program commands to a locked section will result in a status register error (program error bit SR.4 and Lock Error bit SR.1 will be set to 1). Protection register lockout state is not reversible.




Figure 3. Protection Register Memory Map

3.5 V_{PP} Program and Erase Voltages

Intel's 2.4 Volt Advanced+ Boot Block products provide in-system programming and erase in the 1.65 V-3.0 V range. For fast production programming, it also includes a low-cost, backward-compatible 12 V programming feature.

3.5.1 IMPROVED 12 V OPERATION FOR PRODUCTION PROGRAMMING

When V_{PP} is between 1.65 V and 3.0 V, all program and erase current is drawn through the V_{CC} pin. Note that if V_{PP} is driven by a logic signal, V_{IH} min = 1.65 V. That is, V_{PP} must remain above 1.65 V to perform in-system flash modifications. When V_{PP} is connected to a 12 V power supply, the device draws program and erase current directly from the V_{PP} pin. This eliminates the need for an external switching transistor to control the voltage V_{PP} . Figure 4 shows examples of how the flash power supplies can be configured for various usage models.

The 12 V V_{PP} mode enhances programming performance during the short period of time typically found in manufacturing processes; however, it is not intended for extended use. 12 V may be applied to V_{PP} during program and erase operations for a maximum of 1000 cycles on the main blocks and 2500 cycles on the parameter blocks. V_{PP} may be connected to 12 V for a total of 80 hours maximum. Stressing the device beyond these limits may cause permanent damage.

$\begin{array}{ll} \textbf{3.5.2} & \textbf{V}_{PP} \leq \textbf{V}_{PPLK} \ \textbf{FOR COMPLETE} \\ \textbf{PROTECTION} \end{array}$

In addition to the flexible block locking, the V_{PP} programming voltage can be held low for absolute hardware write protection of all blocks in the flash device. When V_{PP} is below V_{PPLK} , any program or erase operation will result in a error, prompting the corresponding status register bit (SR.3) to be set.






Figure 4. Example Power Supply Configurations

3.6 Power Consumption

Intel's flash devices have a tiered approach to power savings that can significantly reduce overall system power consumption. The Automatic Power Savings (APS) feature reduces power consumption when the device is selected but idle. If the CE# is deasserted, the flash enters its standby mode, where current consumption is even lower. The combination of these features can minimize memory power consumption, and therefore, overall system power consumption.

3.6.1 ACTIVE POWER (Program/Erase/Read)

With CE# at a logic-low level and RP# at a logic-high level, the device is in the active mode. Refer to the DC Characteristic tables for $I_{\rm CC}$ current values. Active power is the largest contributor to overall system power consumption. Minimizing the active current could have a profound effect on system power consumption, especially for battery-operated devices

3.6.2 AUTOMATIC POWER SAVINGS (APS)

Automatic Power Savings provides low-power operation during read mode. After data is read from the memory array and the address lines are quiescent, APS circuitry places the device in a mode where typical current is comparable to I_{CCS}. The flash stays in this static state with outputs valid until a new location is read.

3.6.3 STANDBY POWER

With CE# at a logic-high level ($V_{\rm IH}$) and device in read mode, the flash memory is in standby mode, which disables much of the device's circuitry and substantially reduces power consumption. Outputs are placed in a high-impedance state independent of the status of the OE# signal. If CE# transitions to a logic-high level during erase or program operations, the device will continue to perform the operation and consume corresponding active power until the operation is completed.



System engineers should analyze the breakdown of standby time versus active time and quantify the respective power consumption in each mode for their specific application. This will provide a more accurate measure of application-specific power and energy requirements.

3.6.4 DEEP POWER-DOWN MODE

The deep power-down mode is activated when RP#= $V_{\rm IL}$ (GND \pm 0.2 V). During read modes, RP# going low de-selects the memory and places the outputs in a high impedance state. Recovery from deep power-down requires a minimum time of $t_{\rm PHQV}$ for read operations and $t_{\rm PHWL}/t_{\rm PHEL}$ for write operations.

During program or erase modes, RP# transitioning low will abort the in-progress operation. The memory contents of the address being programmed or the block being erased are no longer valid as the data integrity has been compromised by the abort. During deep power-down, all internal circuits are switched to a low power savings mode (RP# transitioning to $V_{\rm IL}$ or turning off power to the device clears the status register).

3.7 Power-Up/Down Operation

The device is protected against accidental block erasure or programming during power transitions. Power supply sequencing is not required, since the device is indifferent as to which power supply, V_{PP} or V_{CC} , powers-up first.

3.7.1 RP# CONNECTED TO SYSTEM RESET

The use of RP# during system reset is important with automated program/erase devices since the system expects to read from the flash memory when it comes out of reset. If a CPU reset occurs without a flash memory reset, proper CPU initialization will not occur because the flash memory may be providing status information instead of array data. Intel recommends connecting RP# to the system CPU RESET# signal to allow proper CPU/flash initialization following system reset.

System designers must guard against spurious writes when V_{CC} voltages are above V_{LKO} . Since both WE# and CE# must be low for a command write, driving either signal to V_{IH} will inhibit writes to the device. The CUI architecture provides additional protection since alteration of memory contents can only occur after successful completion of the two-step command sequences. The device is also disabled until RP# is brought to V_{IH} , regardless of the state of its control inputs. By holding the device in reset (RP# connected to system PowerGood) during power-up/down, invalid bus conditions during power-up can be masked, providing yet another level of memory protection.

3.7.2 V_{CC}, V_{PP} AND RP# TRANSITIONS

The CUI latches commands as issued by system software and is not altered by V_{PP} or CE# transitions or WSM actions. Its default state upon power-up, after exit from reset mode or after V_{CC} transitions above V_{LKO} (Lockout voltage), is read array mode.

After any program or block erase operation is complete (even after V_{PP} transitions down to V_{PPLK}), the CUI must be reset to read array mode via the Read Array command if access to the flash memory array is desired.

3.8 Power Supply Decoupling

Flash memory's power switching characteristics require careful device decoupling. System designers should consider three supply current issues:

- 1. Standby current levels (I_{CCS})
- Read current levels (I_{CCR})
- Transient peaks produced by falling and rising edges of CE#.

Transient current magnitudes depend on the device outputs' capacitive and inductive loading. Two-line control and proper decoupling capacitor selection will suppress these transient voltage peaks. Each flash device should have a 0.1 μF ceramic capacitor connected between each V_{CC} and GND, and between its V_{PP} and GND. These high-frequency, inherently low-inductance capacitors should be placed as close as possible to the package leads.



4.0 ELECTRICAL SPECIFICATIONS

4.1 Absolute Maximum Ratings*

NOTICE: This datasheet contains preliminary information on new products in production. Do not finalize a design with this information. Revised information will be published when the product is available. Verify with your local Intel Sales office that you have the latest datasheet before finalizing a design.

* WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may effect device reliability.

NOTES:

- Minimum DC voltage is -0.5 V on input/output pins. During transitions, this level may undershoot to -2.0 V for periods < 20 ns. Maximum DC voltage on input/output pins is V_{CC} + 0.5 V which, during transitions, may overshoot to V_{CC} + 2.0 V for periods
- 2. Maximum DC voltage on V_{PP} may overshoot to +14.0 V for periods < 20 ns.
- 3. Output shorted for no more than one second. No more than one output shorted at a time.
- 4. V_{PP} voltage is normally 1.65 V–3.0 V. Connection to supply of 11.4 V–12.6 V can only be done for 1000 cycles on the main blocks and 2500 cycles on the parameter blocks during program/erase. V_{PP} may be connected to 12 V for a total of 80 hours maximum. See Section 3.5 for details.

4.2 Operating Conditions

Table 10. Temperature and Voltage Operating Conditions

Symbol	Parameter	Notes	Min	Max	Units
T _A	Operating Temperature		-40	+85	°C
V _{CC1}	V _{CC} Supply Voltage	1	2.4	3.0	Volts
V _{CC2}		1	2.7	3.0	
V _{CCQ1}	I/O Supply Voltage	1	2.4	3.0	Volts
V _{PP1}	Supply Voltage	1	1.65	3.0	Volts
V _{PP2}		1, 2	11.4	12.6	Volts
Cycling	Block Erase Cycling	2	100,000		Cycles

NOTES:

- 1. V_{CC} and V_{CCQ} must share the same supply when they are in the V_{CC1} range.
- Applying V_{PP} = 11.4 V-12.6 V during a program/erase can only be done for a maximum of 1000 cycles on the main blocks and 2500 cycles on the parameter blocks. V_{PP} may be connected to 12 V for a total of 80 hours maximum. See Section 3.5 for details.



4.3 Capacitance

 $T_A = 25$ °C, f = 1 MHz

Sym	Parameter	Notes	Тур	Max	Units	Conditions
C _{IN}	Input Capacitance	1	6	8	pF	$V_{IN} = 0 V$
C _{OUT}	Output Capacitance	1	10	12	pF	V _{OUT} = 0 V

NOTE:

4.4 DC Characteristics

		Vcc	2.4 V-3.0 V			
		V _{CCQ}	2.4 V-	2.4 V–3.0 V		
Sym	Parameter	Note	Тур	Max	Unit	Test Conditions
ILI	Input Load Current	1,7		± 1	μA	$V_{CC} = V_{CC}Max$ $V_{CCQ} = V_{CCQ}Max$ $V_{IN} = V_{CCQ}$ or GND
I _{LO}	Output Leakage Current	1,7	0.2	± 10	μA	$V_{CC} = V_{CC}Max$ $V_{CCQ} = V_{CCQ}Max$ $V_{IN} = V_{CCQ}$ or GND
I _{CCS}	V _{CC} Standby Current	1	10	25	μA	$V_{CC} = V_{CC}Max$ $CE\# = RP\# = V_{CCQ}$ $WP\# = V_{CCQ}$ or GND
I _{CCD}	V _{CC} Deep Power-Down Current	1,7	7	20	μА	$V_{CC} = V_{CC}Max$ $V_{CCQ} = V_{CCQ}Max$ $V_{IN} = V_{CCQ} \text{ or GND}$ $RP\# = GND \pm 0.2 \text{ V}$
I _{CCR}	V _{CC} Read Current	1,5,7	8	12	mA	$\begin{split} &V_{CC} = V_{CC} Max \\ &V_{CCQ} = V_{CCQ} Max \\ &OE\# = V_{IH} , CE\# = V_{IL} \\ &f = 5 \text{ MHz}, I_{OUT} = 0 \text{ mA} \\ &Inputs = V_{IL} \text{ or } V_{IH} \end{split}$
Iccw	V _{CC} Program Current	1,4	18	55	mA	V _{PP} = V _{PP1} Program in Progress
			8	15	mA	V _{PP} = V _{PP2} (12 V) Program in Progress
I _{CCE}	V _{CC} Erase Current	1,4	16	45	mA	V _{PP} = V _{PP1} Erase in Progress
			8	15	mA	V _{PP} = V _{PP2} (12 V) Erase in Progress

^{1.} Sampled, not 100% tested.



4.4 DC Characteristics (Continued)

		Vcc	2.4 V–3.0 V			
		V _{CCQ}	2.4 V-	-3.0 V		
Sym	Parameter	Note	Тур	Max	Unit	Test Conditions
I _{CCES}	V _{CC} Erase Suspend Current	1,2,4	10	25	μA	CE# = V _{IH} , Erase Suspend in Progress
I _{ccws}	V _{CC} Program Suspend Current	1,2,4	10	25	μA	CE# = V _{IH} , Program Suspend in Progress
I _{PPD}	V _{PP} Deep Power-Down	1	0.2	5	μА	RP# = GND ± 0.2 V
	Current					V _{PP} ≤ V _{CC}
I _{PPS}	V _{PP} Standby Current	1	0.2	5	μA	V _{PP} ≤ V _{CC}
I _{PPR}	V _{PP} Read Current	1	2	±15	μA	V _{PP} ≤ V _{CC}
		1,4	50	200	μΑ	V _{PP} > V _{CC}
I _{PPW}	V _{PP} Program Current	1,4	0.05	0.1	mA	V _{PP} =V _{PP1} Program in Progress
			8	22	mA	V _{PP} = V _{PP2} (12 V) Program in Progress
I _{PPE}	V _{PP} Erase Current	1,4	0.05	0.1	mA	V _{PP} = V _{PP1} Program in Progress
			8	22	mA	V _{PP} = V _{PP2} (12 V) Program in Progress
I _{PPES}	V _{PP} Erase Suspend Current	1,4	0.2	5	μA	V _{PP} = V _{PP1} Erase Suspend in Progress
			50	200	μA	V _{PP} = V _{PP2} (12 V) Erase Suspend in Progress
I _{PPWS}	V _{PP} Program Suspend Current	1,4	0.2	5	μА	V _{PP} = V _{PP1} Program Suspend in Progress
			50	200	μA	V _{PP} = V _{PP2} (12 V) Program Suspend in Progress



4.4 DC Characteristics (Continued)

		Vcc	2.4 V–3.0 V			
		Vccq	2.4 V-	–3.0 V		
Sym	Parameter	Note	Min	Max	Unit	Test Conditions
V _{IL}	Input Low Voltage		-0.4	V _{CC} *0.22 V	٧	
V _{IH}	Input High Voltage		2.0	V _{CCQ} +0.3 V	٧	
V _{OL}	Output Low Voltage	7	-0.10	0.10	V	$\begin{aligned} V_{CC} &= V_{CC} Min \\ V_{CCQ} &= V_{CCQ} Min \\ I_{OL} &= 100 \ \mu A \end{aligned}$
V _{OH}	Output High Voltage	7	V _{CCQ} - 0.1 V		٧	$\begin{aligned} &V_{CC} = V_{CC}Min \\ &V_{CCQ} = V_{CCQ}Min \\ &I_{OH} = -100~\mu A \end{aligned}$
V _{PPLK}	V _{PP} Lock-Out Voltage	3		1.0	٧	Complete Write Protection
V _{PP1}	V _{PP} during Program / Erase	3	1.65	3.0	٧	
V _{PP2}	Operations	3,6	11.4	12.6		
V_{LKO}	V _{CC} Prog/Erase Lock Voltage		1.5		٧	
V _{LKO2}	V _{CCQ} Prog/Erase Lock Voltage		1.2		٧	

NOTES:

- 1. All currents are in RMS unless otherwise noted. Typical values at nominal V_{CC} , $T_A = +25$ °C.
- I_{CCES} and I_{CCWS} are specified with device de-selected. If device is read while in erase suspend, current draw is sum of I_{CCES} and I_{CCR}. If the device is read while in program suspend, current draw is the sum of b_{CCWS} and I_{CCR}.
- 3. Erase and Program are inhibited when $V_{PP} < V_{PPLK}$ and not guaranteed outside the valid V_{PP} ranges of V_{PP1} and V_{PP2} .
- 4. Sampled, not 100% tested.
- 5. Automatic Power Savings (APS) reduces I_{CCR} to approximately standby levels in static operation (CMOS inputs).
- Applying V_{PP} = 11.4 V-12.6 V during program/erase can only be done for a maximum of 1000 cycles on the main blocks and 2500 cycles on the parameter blocks. V_{PP} may be connected to 12 V for a total of 80 hours maximum. See Section 3.4 for details.
- 7. The test conditions V_{CC}Max, V_{CC}Min, and V_{CCQ}Min refer to the maximum or minimum V_{CC} or V_{CCQ} voltage listed at the top of each column.






Figure 5. Input/Output Reference Waveform




Figure 6. Test Configuration

Test Configuration Component Values Table

Test Configuration	C _L (pF)	R ₁ (Ω)	$R_2(\Omega)$
2.4 V-3.0 V Standard Test	50	22K	22K

NOTE:

C_L includes jig capacitance.



4.5 AC Characteristics—Read Operations^(1,4)—Extended Temperature

			8/16 Mbit										
		Product		oduct	-100 -120								
			,	Vcc	2.7 V-3.0 V		2.4 V-3.0 V		2.7 V-3.0 V		2.4 V-3.0 V		
#	Sym	Paramet	er	Note	Min	Max	Min	Max	Min	Max	Min	Max	Unit
R1	t _{AVAV}	Read Cycle	Time		90		100		110		120		ns
R2	t _{AVQV}	Address to Output Delay				90		100		110		120	ns
R3	t _{ELQV}	CE# to Output Delay		2		90		100		110		120	ns
R4	t _{GLQV}	OE# to Output Delay		2		30		30		30		30	ns
R5	t _{PHQV}	RP# to Output Delay				150		150		150		150	ns
R6	t _{ELQX}	CE# to Outp Low Z	ut in	3	0		0		0		0		ns
R7	t _{GLQX}	OE# to Outp Low Z	ut in	3	0		0		0		0		ns
R8	t _{EHQZ}	CE# to Outp High Z	ut in	3		25		25		25		25	ns
R9	t _{GHQZ}	OE# to Outp High Z	ut in	3		20		20		20		20	ns
R10	t _{OH}	Output Hold from Address, CE#, or OE# Change, Whichever Occurs First		3	0		0		0		0		ns

NOTES:

- 1. See Figure 7: AC Waveform: Read Operations.
- 2. OE# may be delayed up to t_{ELQV}-t_{GLQV} after the falling edge of CE# without impact on t_{ELQV}.
- 3. Sampled, but not 100% tested.
- 4. See Figure 5: Input/Output Reference Waveform for timing measurements and maximum allowable input slew rate.



4.5 AC Characteristics—Read Operations^(1,4)—Extended Temperature, cont.

			32 Mbit										
			Pr	Product		-110 -120							
			,	Vcc	2.7 V-3.0 V		2.4 V-3.0 V		2.7 V-3.0 V		2.4 V-3.0 V		
#	Sym	Paramet	er	Note	Min	Max	Min	Max	Min	Max	Min	Max	Unit
R1	t _{AVAV}	Read Cycle	Time		100		110		110		120		ns
R2	t _{AVQV}	Address to Output Delay	y			100		110		110		120	ns
R3	t _{ELQV}	CE# to Output Delay		2		100		110		110		120	ns
R4	t _{GLQV}	OE# to Output Delay		2		30		30		30		30	ns
R5	t _{PHQV}	RP# to Output Delay				150		150		150		150	ns
R6	t _{ELQX}	CE# to Outp Low Z	ut in	3	0		0		0		0		ns
R7	t _{GLQX}	OE# to Outp Low Z	ut in	3	0		0		0		0		ns
R8	t _{EHQZ}	CE# to Outp High Z	ut in	3		25		25		25		25	ns
R9	t _{GHQZ}	OE# to Outp High Z	ut in	3		20		20		20		20	ns
R10	t _{OH}	Output Hold Address, CE OE# Change Whichever Occurs First	#, or ∋,	3	0		0		0		0		ns

NOTES:

- 1. See Figure 7: AC Waveform: Read Operations.
- 2. OE# may be delayed up to t_{ELQV}-t_{GLQV} after the falling edge of CE# without impact on t_{ELQV}.
- 3. Sampled, but not 100% tested.
- 4. See Figure 5: Input/Output Reference Waveform for timing measurements and maximum allowable input slew rate.






Figure 7. AC Waveform: Read Operations



4.6 AC Characteristics—Write Operations^(1,5,6)—Extended Temperature

		Dens		ensity		8/16	Mbit			32 I	Mbit		
			Product		-1	-100 -120		-110		-120			
			2.7 V -	- 3.0 V	90		110		100		110		
			2.4 V -	- 3.0 V		100		120		110		120	
#	Sym	Para	meter	Note	Min	Min	Min	Min	Min	Min	Min	Min	Unit
W1	t _{PHWL} / t _{PHEL}	RP# High Recovery to WE# (CE#) Going Low			150	150	150	150	150	150	150	150	ns
W2	t _{ELWL} / t _{WLEL}	CE# (WE#) Setup to WE# (CE#) Going Low			0	0	0	0	0	0	0	0	ns
W3	t _{WLWH} / t _{ELEH}	WE# (CE#) Pulse Width		4	60	70	70	70	70	70	70	70	ns
W4	t _{DVWH} / t _{DVEH}	Data Setup to WE# (CE#) Going High		2	50	60	60	60	60	60	60	60	ns
W 5	t _{AVWH} / t _{AVEH}	Address Setup to WE# (CE#) Going High		2	60	70	70	70	70	70	70	70	ns
W6	t _{EHWH} / t _{WHEH}	CE# (WE#) Hold Time from WE# (CE#) High			0	0	0	0	0	0	0	0	ns
W7	t _{WHDX} / t _{EHDX}	Data Hold Time from WE# (CE#) High		2	0	0	0	0	0	0	0	0	ns
W8	t _{WHAX} / t _{EHAX}	Address Hold Time from WE# (CE#) High		2	0	0	0	0	0	0	0	0	ns
W 9	t _{WHWL} /	WE# (CE Width Hi	E#) Pulse gh	4	30	30	30	30	30	30	30	30	ns



4.6 AC Characteristics—Write Operations^(1,5,6)—Extended Temperature, cont.

			Density			8/16	Mbit						
			Pi	roduct	-100		-120		-110		-120		
			2.7 V -	- 3.0 V	90		110		100		110		
			2.4 V -	- 3.0 V		100		120		110		120	
#	Sym	Parameter		Note	Min	Min	Min	Min	Min	Min	Min	Min	Unit
W10	t _{VPWH} / t _{VPEH}	V _{PP} Setup to WE# (CE#) Going High		3	200	200	200	200	200	200	200	200	ns
W11	t _{QVVL}	V _{PP} Hold from Valid SRD		3	0	0	0	0	0	0	0	0	ns
W12	t _{BHWH /} t _{BHEH}	WP# Setup to WE# (CE#) Going High		з	0	0	0	0	0	0	0	0	ns
W13	t _{QVBL}	WP# Hold from Valid SRD		3	0	0	0	0	0	0	0	0	ns

NOTES:

- 1. Write timing characteristics during erase suspend are the same as during write-only operations.
- 2. Refer to Table 5 for valid A_{IN} or D_{IN} .
- 3. Sampled, but not 100% tested.
- 4. Write pulse width (twp) is defined from CE# or WE# going low (whichever goes low last) to CE# or WE# going high (whichever goes high first). Hence, twp = twlwh = teleh = twleh = teleh. Similarly, Write pulse width high (twph) is defined from CE# or WE# going high (whichever goes high first) to CE# or WE# going low (whichever goes low first). Hence, twph = twhwl = tehel = twhel = tehel.
- 5. See Figure 5: Input/Output Reference Waveform for timing measurements and maximum allowable input slew rate.
- 6. See Figure 8: AC Waveform: Program and Erase Operations.

33



4.7 Erase and Program Timings⁽¹⁾

		V _{PP}	1.65 V	–3.0 V	11.4 V-	-12.6 V	
Symbol	Parameter	Note	Typ ⁽¹⁾	Max	Typ ⁽¹⁾	Max	Unit
t _{BWPB}	4-KW Parameter Block Word Program Time	2, 3	0.10	0.30	0.03	0.12	s
tвwмв	32-KW Main Block Word Program Time	2, 3	0.8	2.4	0.24	1	s
twhQV1 / tEHQV1	Word Program Time	2, 3	22	200	8	185	μs
twhqv2 / tehqv2	4-KW Parameter Block Erase Time	2, 3	0.5	4	0.4	4	s
twhqv3 / tehqv3	32-KW Main Block Erase Time	2, 3	1	5	0.6	5	s
twhrh1 / tehrh1	Program Suspend Latency	3	5	10	5	10	μs
t _{WHRH2} / t _{EHRH2}	Erase Suspend Latency	3	5	20	5	20	μs

NOTES:

- 1. Typical values measured at $T_A = +25~^{\circ}\text{C}$ and nominal voltages.
- 2. Excludes external system-level overhead.
- 3. Sampled, but not 100% tested.






Figure 8. AC Waveform: Program and Erase Operations



4.8 Reset Operations




Figure 9. AC Waveform: Reset Operation

Table 11. Reset Specifications(1)


			V _{CC} 2.4		
Symbol	Parameter	Notes	Min	Max	Unit
t _{PLPH}	RP# Low to Reset during Read (If RP# is tied to V_{CC} , this specification is not applicable)	2,4	100		ns
t _{PLRH1}	RP# Low to Reset during Block Erase	3,4		22	μs
t _{PLRH2}	RP# Low to Reset during Program	3,4		12	μs

NOTES:

- 1. See Section 3.1.4 for a full description of these conditions.
- 2. If t_{PLPH} is < 100 ns the device may still reset but this is not guaranteed.
- 3. If RP# is asserted while a block erase or word program operation is not executing, the reset will complete within 100 ns.
- 4. Sampled, but not 100% tested.



5.0 ORDERING INFORMATION



NOTE:

- 1. The 48-ball µBGA package top side mark reads FXX0C2 where XX is the device density. This mark is identical for both x8 and x16 products. All product shipping boxes or trays provide the correct information regarding bus architecture, however once the devices are removed from the shipping media, it may be difficult to differentiate based on the top side mark. The device identifier (accessible through the Device ID command: see Section 3.2.2 for further details) enables x8 and x16 µBGA package product differentiation.
- 2. The second line of the 48-ball µBGA package top side mark specifies assembly codes. For samples only, the first character signifies either "E" for engineering samples or "S" for silicon daisy chain samples. All other assembly codes without an "E" or "S" as the first character are production units.



6.0 ADDITIONAL INFORMATION(1,2)

Order Number	Document/Tool
210830	1998 Flash Memory Databook
297645	3 Volt Advanced+ Boot Block Flash Memory; 28F800C3, 28F160C3, 28F320C3 datasheet
292216	AP-658 Designing for Upgrade to the Advanced+ Boot Block Flash Memory
292215	AP-657 Designing with the Advanced+ Boot Block Flash Memory Architecture
298006	2.4 Volt Advanced+ Boot Block Flash Memory Specification Update
Contact your Intel Representative	Flash Data Integrator (FDI) Software Developer's Kit
297874	FDI Interactive: Play with Intel's Flash Data Integrator on Your PC

NOTES:

- Please call the Intel Literature Center at (800) 548-4725 to request Intel documentation. International customers should contact their local Intel or distribution sales office.
- 2. Visit Intel's World Wide Web home page at http://www.Intel.com or http://developer.intel.com for technical documentation and tools.



APPENDIX A WSM CURRENT/NEXT STATES

Command Input (and Next State)										
Current State	SR.7	Data When Read	Read Array (FFH)	Program Setup (10/40H)	Erase Setup (20H)	Erase Confirm (D0H)	Prog/Ers Suspend (B0H)	Prog/Ers Resume (D0)	Read Status (70H)	Clear Status (50H)
Read Array	"1"	Array	Read Array	Program Setup	Erase Setup		Read Array		Read Status	Read Array
Read Status	"1"	Status	Read Array	Program Setup	Erase Setup		Read Array		Read Status	Read Array
Read Config.	"1"	Config	Read Array	Program Setup	Erase Setup		Read Array		Read Status	Read Array
Read Query	"1"	CFI	Read Array	Program Setup	Erase Setup		Read Array		Read Status	Read Array
Lock Setup	"1"	Status	Lo	ock Command Err	or	Lock (Done)	Lock Omd, Error	Lock (Done)	Lock Cr	nd. Error
Lock Cmd. Error	"1"	Status	Read Array	Program Setup	Erase Setup		Read Array		Read Status	Read Array
Lock Oper. (Done)	"1"	Status	Read Array	Program Setup	Erase Setup		Read Array		Read Status	Read Array
Prot. Prog. Setup	"1"	Status			Pro	otection Regis	ster Program			•
Prot. Prog. (Not Done)	"0"	Status			Protectio	n Register Pr	ogram (Not D	lone)		
Prot. Prog. (Done)	"1"	Status	Read Array	Program Setup	Erase Setup		Read Array		Read Status	Read Array
Prog. Setup	"1"	Status			•	Progra	am		•	•
Program (Not Done)	"0"	Status		Program (No	ot Done)		Prog. Sus. Status	Pro	gram (Not Do	one)
Prog. Susp. Status	"1"	Status	Prog. Sus. Read Array	Program S Read A		Program (Not Done)	Prog. Sus. Rd. Array	Program (Not Done)	Prog. Sus. Status	Prog. Sus. Rd. Array
Prog. Susp. Read Array	"1"	Array	Prog. Sus. Read Array	Program S Read A		Program (Not Done)	Prog. Sus. Rd. Array	Program (Not Done)	Prog. Sus. Status	Prog. Sus. Rd. Array
Prog. Susp. Read Config	"1"	Config	Prog. Sus. Read Array	Program S Read A		Program (Not Done)	Prog. Sus. Rd. Array	Program (Not Done)	Prog. Sus. Status	Prog. Sus. Rd. Array
Prog. Susp. Read Query	"1"	CFI	Prog. Sus. Read Array	Program S Read A		Program (Not Done)	Prog. Sus. Rd. Array	Program (Not Done)	Prog. Sus. Status	Prog. Sus. Rd. Array
Program (Done)	"1"	Status	Read Array	Program Setup	Erase Setup		Read Array		Read Status	Read Array
Erase Setup	"1"	Status	Er	ase Command Er	ror	Erase (Not Done)	Erase Cmd. Error	Erase (Not Done)	Erase Con	nmand Error
Erase Cmd. Error	"1"	Status	Read Array	Program Setup	Erase Setup		Read Array		Read Status	Read Array
Erase (Not Done)	"0"	Status		Erase (Not	Done)		Erase Sus. Status	E	rase (Not Dor	ie)
Ers. Susp. Status	"1"	Status	Erase Sus. Read Array	Program Setup	Ers. Sus. Rd. Array	Erase	Ers. Sus. Rd. Array	Erase	Erase Sus. Status	Ers. Sus. Rd. Array
Erase Susp. Array	"1"	Array	Erase Sus. Read Array	Program Setup	Ers. Sus. Rd. Array	Erase	Ers. Sus. Rd. Array	Erase	Erase Sus. Status	Ers. Sus. Rd. Array
Ers. Susp. Read Config	"1"	Config	Erase Sus. Read Array	Program Setup	Ers. Sus. Rd. Array	Erase	Ers. Sus. Rd. Array	Erase	Erase Sus. Status	Ers. Sus. Rd. Array
Ers. Susp. Read Query	"1"	CFI	Erase Sus. Read Array	Program Setup	Ers. Sus. Rd. Array	Erase	Ers. Sus. Rd. Array	Erase	Erase Sus. Status	Ers. Sus. Rd. Array
Erase (Done)	"1"	Status	Read Array	Program Setup	Erase Setup		Read Array		Read Status	Read Array



APPENDIX A WSM CURRENT/NEXT STATES (Continued)

Command Input (and Next State)								
Cumont State								
Current State	(90H)	Read Query (98H)	Lock Setup (60H)	Prot. Prog. Setup (C0H)	Lock Confirm (01H)	Lock Down Confirm (2FH)	Unlock Confirm (D0H)	
Read Array	Read Config.	Read Query	Lock Setup	Prot. Prog. Setup		Read Array		
Read Status	Read Config.	Read Query	Lock Setup	Prot. Prog. Setup		Read Array		
Read Config.	Read Config.	Read Query	Lock Setup	Prot. Prog. Setup		Read Array		
Read Query	Read Config.	Read Query	Lock Setup	Prot. Prog. Setup		Read Array		
Lock Setup		Locking Con	imand Error		Loc	ck Operation (Don	e)	
Lock Cmd. Error	Read Config.	Read Query	Lock Setup	Prot. Prog. Setup		Read Array		
Lock Operation (Done)	Read Config.	Read Query	Lock Setup	Prot. Prog. Setup		Read Array		
Prot. Prog. Setup			Prot	ection Register Pr	ogram			
Prot. Prog. (Not Done)			Protection	Register Program	ı (Not Done)			
Prot. Prog. (Done)	Read Config.	Read Query	Lock Setup	Prot. Prog. Setup		Read Array		
Prog. Setup				Program				
Program (Not Done)				Program (Not Don	e)			
Prog. Susp. Status	Prog. Susp. Read Config.	Prog. Susp. Read Query		Program Susp	end Read Array		Program (Not Done)	
Prog. Susp. Read Array	Prog. Susp. Read Config.	Prog. Susp. Read Query		Program Susp	end Read Array		Program (Not Done)	
Prog. Susp. Read Config.	Prog. Susp. Read Config.	Prog. Susp. Read Query		Program Susp	end Read Array		Program (Not Done)	
Prog. Susp. Read Query.	Prog. Susp. Read Config.	Prog. Susp. Read Query		Program Susp	end Read Array		Program (Not Done)	
Program (Done)	Read Config.	Read Query	Lock Setup	Prot. Prog. Setup		Read Array		
Erase Setup			Erase Cor	nmand Error			Erase (Not Done)	
Erase Cmd. Error	Read Config.	Read Query	Lock Setup	Prot. Prog. Setup		Read Array		
Erase (Not Done)				Erase (Not Done	ì			
Erase Suspend Status	Erase Suspend Read Config.	Erase Suspend Read Query	Lock Setup	Era	se Suspend Read A	пау	Erase (Not Done)	
Erase Suspend Array	Erase Suspend Read Config.	Erase Suspend Read Query	Lock Setup	Lock Setup Erase Suspend Read Array				
Eras Sus. Read Config	Erase Suspend Read Config.	Erase Suspend Read Query	Lock Setup Erase Suspend Read Array				Erase (Not Done)	
Eras Sus. Read Query	Erase Suspend Read Config.	Erase Suspend Read Query	Lock Setup	Era	se Suspend Read A	пау	Erase (Not Done)	
Ers.(Done)	Read Config.	Read Query	Lock Setup	Prot. Prog. Setup		Read Array		



APPENDIX B PROGRAM/ERASE FLOWCHARTS




Figure 10. Automated Word Programming Flowchart






Figure 11. Program Suspend/Resume Flowchart






Figure 12. Automated Block Erase Flowchart






Figure 13. Erase Suspend/Resume Flowchart






Figure 14. Locking Operations Flowchart






Figure 15. Protection Register Programming Flowchart



APPENDIX C COMMON FLASH INTERFACE QUERY STRUCTURE

This appendix defines the data structure or "database" returned by the Common Flash Interface (CFI) Query command. System software should parse this structure to gain critical information such as block size, density, x8/x16, and electrical specifications. Once this information has been obtained, the software will know which command sets to use to enable flash writes, block erases, and otherwise control the flash component. The Query is part of an overall specification for multiple command set and control interface descriptions called Common Flash Interface, or CFI.

C.1 QUERY STRUCTURE OUTPUT

The Query "database" allows system software to gain critical information for controlling the flash component. This section describes the device's CFI-compliant interface that allows the host system to access Query data.

Query data are always presented on the lowest-order data outputs (DQ_{0-7}) only. The numerical offset value is the address relative to the maximum bus width supported by the device. On this family of devices, the Query table device starting address is a 10h, which is a word address for x16 devices or a byte address for x8 devices.

For a word-wide (x16) device, the first two bytes of the Query structure, "Q", "R", and "Y" in ASCII, appear on the low byte at word addresses 10h, 11h, and 12h. This CFI-compliant device outputs 00H data on upper bytes. Thus, the device outputs ASCII "Q" in the low byte (DQ $_{0-7}$) and 00h in the high byte (DQ $_{8-15}$).

At Query addresses containing two or more bytes of information, the least significant data byte is presented at the lower address, and the most significant data byte is presented at the higher address.

In all of the following tables, addresses and data are represented in hexadecimal notation, so the "h" suffix has been dropped. In addition, since the upper byte of word-wide devices is always "00h," the leading "00" has been dropped from the table notation and only the lower byte value is shown. Any x16 device outputs can be assumed to have 00h on the upper byte in this mode.

Table C1. Summary of Query Structure Output As a Function of Device and Mode

Device	Location	Query Data (Hex, ASCII)
8-Mbit x 16, 16-Mbit x 16	10	51 "Q"
(Word Addresses)	11	52 "R"
	12	59 "Y"



Table C2. Example of Query Structure Output of x16 and x8 Devices

Device Address	Word Addressing: Query Data
A ₂₁ -A ₀	D ₁₅ –D ₀
000010h 000011h 000012h 000013h 000014h 000015h 000016h 000017h 000018h	0051h "Q" 0052h "R" 0059h "Y" P_IDLO PrVendor ID# (Lo byte) P_IDHI PrVendor ID# (HI byte) PLO PrVendor TblAddr (Lo) PHI PrVendor TblAddr (Hi) A_IDLO AltVendor ID# (Lo) A_IDHI AltVendor ID# (Hi)

C.2 QUERY STRUCTURE OVERVIEW

The Query command causes the flash component to display the Common Flash Interface (CFI) Query structure or "database." The structure sub-sections and address locations are summarized in Table D3.

The following sections describe the Query structure sub-sections in detail.

Table C3. Query Structure(1)

Offset	Sub-Section Name	Description
00h		Manufacturer Code
01h		Device Code
02-0Fh	Reserved	Reserved for vendor-specific information
10h	CFI Query Identification String	Command set ID and vendor data offset
1Bh	System Interface Information	Device timing & voltage information
27h	Device Geometry Definition	Flash device layout
P(3)	Primary Intel-specific Extended Query table	Vendor-defined additional information specific to the Primary Vendor Algorithm

NOTES:

- 1. Refer to Section D.1 and Table D1 for the detailed definition of offset address as a function of device bus width and mode.
- 2. BA = The beginning location of a Block Address (e.g., 08000h is the beginning location of block 1 when the block size is 32 Kword).
- 3. Offset 15 defines "P" which points to the Primary Intel-specific Extended Query Table.



C.3 BLOCK LOCK STATUS

The Block Lock Status indicates the locking settings of a block.

Table C4. Block Lock Status Register

Offset	Length (bytes)	Description	C3 x16 Device/Mode
(BA+2)h ⁽¹⁾	01h	Block Lock Status	BA+2: (see Section 3.3)

NOTE:

1. BA = The beginning location of a Block Address (i.e., 008000h is the beginning location of block 1 in word mode.)

C.4 CFI QUERY IDENTIFICATION STRING

The Identification String provides verification that the component supports the Common Flash Interface specification. Additionally, it indicates which version of the spec and which vendor-specified command set(s) is (are) supported.

Table C5. CFI Identification

Offset	Length (Bytes)	Description	8-Mbit, 16-Mbit, 32-Mbit
10h	03h	Query-Unique ASCII string "QRY"	10: 51 11: 52 12: 59
13h	02h	Primary Vendor Command Set and Control Interface ID Code 16-bit ID Code for Vendor-Specified Algorithms	13: 03 14: 00
15h	02h	Address for Primary Algorithm Extended Query Table Offset value = P = 35h	15: 35 16: 00
17h	02h	Alternate Vendor Command Set and Control Interface ID Code Second Vendor-Specified Algorithm Supported Note: 0000h means none exists	17: 00 18: 00
19h	02h	Address for Secondary Algorithm Extended Query Table Note: 0000h means none exists	19: 00 1A: 00



C.5 SYSTEM INTERFACE INFORMATION

The following device information can be useful in optimizing system interface software

Table C6. System Interface Information

Offset	Length (bytes)	Description	8-Mbit, 16-Mbit, 32-Mbit
1Bh	01h	V _{CC} Logic Supply Minimum Program/Erase Voltage bits 7–4 BCD volts bits 3–0 BCD 100 mv	1B:24
1Ch	01h	V _{CC} Logic Supply Maximum Program/Erase Voltage bits 7–4 BCD volts bits 3–0 BCD 100 mv	1C:30
1Dh	01h	V _{PP} [Programming] Supply Minimum Program/Erase Voltage bits 7–4 HEX volts bits 3–0 BCD 100 mv	1D:B4
1Eh	01h	V _{PP} [Programming] Supply Maximum Program/Erase Voltage bits 7–4 HEX volts bits 3–0 BCD 100 mv	1E:C6
1Fh	01h	Typical Time-Out per Single Byte/Word Program, 2N µ-sec	1F:05
20h	01h	Typical Time-Out for Max. Buffer Write, 2 ^N μ-sec	20:00
21h	01h	Typical Time-Out per Individual Block Erase, 2N m-sec	21:0A
22h	01h	Typical Time-Out for Full Chip Erase, 2N m-sec	22:00
23h	01h	Maximum Time-Out for Byte/Word Program, 2 ^N Times Typical	23:04
24h	01h	Maximum Time-Out for Buffer Write, 2 ^N Times Typical	24:00
25h	01h	Maximum Time-Out per Individual Block Erase, 2 ^N Times Typical	25:03
26h	01h	Maximum Time-Out for Chip Erase, 2 ^N Times Typical	26:00



C.6 DEVICE GEOMETRY DEFINITION

This field provides critical details of the flash device geometry.

Table C7. Device Geometry Definition

Offset	Length (bytes)	Description			
27h	01h	Device Size = 2N in Number of Bytes			
28h	02h	Flash Device Interface Description			
		<u>value</u> <u>meaning</u>			
		28:01,29:00 x16 asynch			
2Ah	02h	Maximum Number of Bytes in Write Buffer = 2 ^N			
2Ch	01h	Number of Erase Block Regions within Device:			
		bits 7-0 = x = # of Erase Block Regions			
2Dh	04h	Erase Block 1 Region Information			
		bits 15–0 = y , Where y+1 = Number of Erase Blocks of Identical Size within Region			
		bits 31–16 = z , Where the Erase Block(s) within This Region are (z) × 256 Bytes			
31h	04h	Erase Block 2 Region Information			
		bits 15–0 = y , Where y+1 = Number of Erase Blocks of Identical Size within Region			
		bits 31–16 = z , Where the Erase Block(s) within This Region are (z) × 256 Bytes			



Device Geometry Definition

Offset	8 Mbit		16	Mbit	32 1	Mbit
	-Т	-В	-Т	-В	-Т	-В
27h	27:14	27:14	27:15	27:15	27:16	27:16
28h	28:01 (800)	28:01 (800)	28:01 (160)	28:01 (160)	28:01 (320)	28:01 (320)
	29:00 (800)	29:00 (800)	29:00 (160)	29:00 (160)	29:00 (320)	29:00 (320)
2Ah	2A:00	2A:00	2A:00	2A:00	2A:00	2A:00
	2B:00	2B:00	2B:00	2B:00	2B:00	2B:00
2Ch	2C:02	2C:02	2C:02	2C:02	2C:02	2C:02
2Dh	2D:0E	2D:07	2D:1E	2D:07	2D:3E	2D:07
	2E:00	2E:00	2E:00	2E:00	2E:00	2E:00
	2F:00	2F:20	2F:00	2F:20	2F:00	2F:20
	30:01	30:00	30:01	30:00	30:01	30:00
31h	31:07	31:0E	31:07	31:1E	31:07	31:3E
	32:00	32:00	32:00	32:00	32:00	32:00
	33:20	33:00	33:20	33:00	33:20	33:00
	34:00	34:01	34:00	34:01	34:00	34:01



C.7 INTEL-SPECIFIC EXTENDED QUERY TABLE

Certain flash features and commands are optional. The Intel-Specific Extended Query table specifies this and other similar types of information.

Table C8. Primary-Vendor Specific Extended Query

Offset(1)	Length (bytes)	Description	8-Mbit, 1 32-N	
(P)h	03h	Primary Extended Query Table Unique ASCII String "PRI"	35: 36: 37:	50 52 49
(P+3)h	01h	Major Version Number, ASCII	38:	31
(P+4)h	01h	Minor Version Number, ASCII	39:	32
(P+5)h	04h	Optional Feature & Command Support bit 0 Chip Erase Supported (1=yes, 0=no) bit 1 Suspend Erase Supported (1=yes, 0=no) bit 2 Suspend Program Supported (1=yes, 0=no) bit 3 Lock/Unlock Supported (1=yes, 0=no) bit 4 Queued Erase Supported (1=yes, 0=no) bits 5–31 reserved for future use; undefined bits are "0"	3A: 3B: 3C: 3D:	0E 00 00 00
(P+9)h	01h	Supported Functions after Suspend Read Array, Status, and Query are always supported during suspended Erase or Program operation. This field defines other operations supported. bit 0 Program Supported after Erase Suspend (1=yes, 0=no) bits 1-7 reserved for future use; undefined bits are "0"	3E:	01
(P+A)h	02h	Block Lock Status Defines which bits in the Block Status Register section of the Query are implemented. bit 0 Block Lock Status Register Lock/Unlock bit (bit 0) active (1=yes, 0=no) bit 1 Block Lock Status Register Lock-Down bit (bit 1) active (1=yes, 0=no) Bits 2—15 reserved for future use. Undefined bits are 0.	3F: 40:	03



Table C8. Primary-Vendor Specific Extended Query (Continued)

Offset(1)	Length (bytes)	Description	8-Mbit, 16-Mbit, 32-Mbit	
(P+C)h	01h	V _{CC} Logic Supply Optimum Program/Erase voltage (highest performance)	41:	30
		bits 7–4 BCD value in volts bits 3–0 BCD value in 100 mv		
(P+D)h	01h	VPP [Programming] Supply Optimum Program/Erase voltage		C0
		bits 7–4 HEX value in volts bits 3–0 BCD value in 100 mv		

NOTE:

Table C9. OTP Information (Subject To Change)

Offset ⁽¹⁾ P = 35h	Length (bytes)	Description 16-Mbit, 33			
(P+ E)h	01h	Number of OTP Fields If this field is "00h" then no OTP bytes are available	43: 0	1h	
(P+ F)h	04h	,		0h 0h 3h 3h	
		low address bits 15–8 = OTP Lock and OTP bytes CFI-plane physical high address bits 23–16 = "n" such that 2" = number of factory pre- programmed bytes bits 31-24 = "n" such that 2" = number of user programmable bytes			

^{1.} The variable P is a pointer which is defined at offset 15h in Table D5.




Table C10. Burst Read Information (Subject To Change)

Offset ⁽¹⁾ P = 35h	Length (bytes)	Description	16-Mbit, 32-Mbit
(P+13)h	01h	Page Mode Read capability bits 7-0 "n" such that 2" HEX value represents number of bytes in read page. See offset 28h for device word width to determine page-mode data output width. 00h indicates no read page buffer.	48: 00h
(P+14)h	01h	Number of synchronous mode read configuration fields that follow. 00h indicates no burst capability.	49: 00h
(P+15)h	reserved	Reserved for future use	



APPENDIX D ARCHITECTURE BLOCK DIAGRAM



56



APPENDIX E WORD-WIDE MEMORY MAP DIAGRAMS

8-Mbit, 16-Mbit, and 32-Mbit Word-Wide Memory Addressing

Top Boot				Bottom Boot				
Size (KW)	8M	16M	32M	Size (KW)	8M	16M	32M	
4	7F000-7FFFF	FF000-FFFFF	1FF000-1FFFFF	32			1F8000-1FFFF	
4	7E000-7EFFF	FE000-FEFFF	1FE000-1FEFFF	32			1F0000-1F7FFF	
4	7D000-7DFFF	FD000-FDFFF	1FD000-1FDFFF	32			1E8000-1EFFFF	
4	7C000-7CFFF	FC000-FCFFF	1FC000-1FCFFF	32			1E0000-1E7FFF	
4	7B000-7BFFF	FB000-FBFFF	1FB000-1FBFFF	32			1D8000-1DFFFF	
4	7A000-7AFFF	FA000-FAFFF	1FA000-1FAFFF	32			1D0000-1D7FFF	
4	79000-79FFF	F9000-F9FFF	1F9000-1F9FFF	32			1C8000-1CFFFF	
4	78000-78FFF	F8000-F8FFF	1F8000-1F8FFF	32			1C0000-1C7FFF	
32	70000-77FFF	F0000-F7FFF	1F0000-1F7FFF	32			1B8000-1BFFFF	
32	68000-6FFFF	E8000-EFFFF	1E8000-1EFFFF	32			1B0000-1B7FFF	
32	60000-67FFF	E0000-E7FFF	1E0000-1E7FFF	32			1A8000-1AFFFF	
32	58000-5FFFF	D8000-DFFFF	1D8000-1DFFFF	32			1A0000-1A7FFF	
32	50000-57FFF	D0000-D7FFF	1D0000-1D7FFF	32			198000-19FFFF	
32	48000-4FFFF	C8000-CFFFF	1C8000-1CFFFF	32			190000-197FFF	
32	40000-47FFF	C0000-C7FFF	1C0000-1C7FFF	32			188000-18FFFF	
32	38000-3FFFF	B8000-BFFFF	1B8000-1BFFFF	32			180000-187FFF	
32	30000-37FFF	B0000-B7FFF	1B0000-1B7FFF	32			178000-17FFFF	
32	28000-2FFFF	A8000-AFFFF	1A8000-1AFFFF	32			170000-177FFF	
32	20000-27FFF	A0000-A7FFF	1A0000-1A7FFF	32			168000-16FFFF	
32	18000-1FFFF	98000-9FFFF	198000-19FFFF	32			160000-167FFF	
32	10000-17FFF	90000-97FFF	190000-197FFF	32			158000-15FFFF	
32	08000-0FFFF	88000-8FFFF	188000-18FFFF	32			150000-157FFF	
32	00000-07FFF	80000-87FFF	180000-187FFF	32			148000-14FFFF	
32		78000-7FFFF	178000-17FFFF	32			140000-147FFF	
32		70000-77FFF	170000-177FFF	32			138000-13FFFF	
32		68000-6FFFF	168000-16FFFF	32			130000-137FFF	
32		60000-67FFF	160000-167FFF	32			128000-12FFFF	
32		58000-5FFFF	158000-15FFFF	32			120000-127FFF	
32		50000-57FFF	150000-157FFF	32			118000-11FFFF	
32		48000-4FFFF	148000-14FFFF	32			110000-117FFF	
32		40000-47FFF	140000-147FFF	32			108000-10FFFF	
32		38000-3FFFF	138000-13FFFF	32			100000-107FFF	
32		30000-37FFF	130000-137FFF	32		F8000-FFFFF	0F8000-0FFFF	
32		28000-2FFFF	128000-12FFFF	32		F0000-F7FFF	0F0000-0F7FFF	
32		20000-27FFF	120000-127FFF	32		E8000-EFFFF	0E8000-0EFFFF	
32		18000-1FFFF	118000-11FFFF	32		E0000-E7FFF	0E0000-0E7FFF	
32		10000-17FFF	110000-117FFF	32		D8000-DFFFF	0D8000-0DFFFF	
32		08000-0FFFF	108000-10FFFF	32		D0000-D7FFF	0D0000-0D7FFF	
32		00000-07FFF	100000-107FFF	32		C8000-CFFFF	0C8000-0CFFFF	
	This column	continues on next	•		This colum	n continues on next		



8-Mbit, 16-Mbit, and 32-Mbit Word-Wide Memory Addressing (Continued)

Top Boot				Bottom Boot				
Size (KW)	8M	16M	32M	Size (KW)	8M	16M	32M	
32			0F8000-0FFFFF	32		C0000-C7FFF	0C0000-0C7FFF	
32			0F0000-0F7FFF	32		B8000-BFFFF	0B8000-0BFFFF	
32			0E8000-0EFFFF	32		B0000-B7FFF	0B0000-0B7FFF	
32			0E0000-0E7FFF	32		A8000-AFFFF	0A8000-0AFFFF	
32			0D8000-0DFFFF	32		A0000-A7FFF	0A0000-0A7FFF	
32			0D0000-0D7FFF	32		98000-9FFFF	098000-09FFFF	
32			0C8000-0CFFFF	32		90000-97FFF	090000-097FFF	
32			0C0000-0C7FFF	32		88000-8FFFF	088000-08FFFF	
32			0B8000-0BFFFF	32		80000-87FFF	080000-087FFF	
32			0B0000-0B7FFF	32	78000-7FFFF	78000-7FFFF	78000-7FFFF	
32			0A8000-0AFFFF	32	70000-77FFF	70000-77FFF	70000-77FFF	
32			0A0000-0A7FFF	32	68000-6FFFF	68000-6FFFF	68000-6FFFF	
32			098000-09FFFF	32	60000-67FFF	60000-67FFF	60000-67FFF	
32			090000-097FFF	32	58000-5FFFF	58000-5FFFF	58000-5FFFF	
32			088000-08FFFF	32	50000-57FFF	50000-57FFF	50000-57FFF	
32			080000-087FFF	32	48000-4FFFF	48000-4FFFF	48000-4FFFF	
32			078000-07FFFF	32	40000-47FFF	40000-47FFF	40000-47FFF	
32			070000-077FFF	32	38000-3FFFF	38000-3FFFF	38000-3FFFF	
32			068000-06FFFF	32	30000-37FFF	30000-37FFF	30000-37FFF	
32			060000-067FFF	32	28000-2FFFF	28000-2FFFF	28000-2FFFF	
32			058000-05FFFF	32	20000-27FFF	20000-27FFF	20000-27FFF	
32			050000-057FFF	32	18000-1FFFF	18000-1FFFF	18000-1FFFF	
32			048000-04FFFF	32	10000-17FFF	10000-17FFF	10000-17FFF	
32			040000-047FFF	32	08000-0FFFF	08000-0FFFF	08000-0FFFF	
32			038000-03FFFF	4	07000-07FFF	07000-07FFF	07000-07FFF	
32			030000-037FFF	4	06000-06FFF	06000-06FFF	06000-06FFF	
32			028000-02FFFF	4	05000-05FFF	05000-05FFF	05000-05FFF	
32			020000-027FFF	4	04000-04FFF	04000-04FFF	04000-04FFF	
32			018000-01FFFF	4	03000-03FFF	03000-03FFF	03000-03FFF	
32			010000-017FFF	4	02000-02FFF	02000-02FFF	02000-02FFF	
32			008000-00FFFF	4	01000-01FFF	01000-01FFF	01000-01FFF	
32			000000-007FFF	4	00000-00FFF	00000-00FFF	00000-00FFF	



APPENDIX F DEVICE ID TABLE

Read Configuration Addresses and Data

Item		Address	Data
Manufacturer Code	x16	00000	0089
Device Code			
8-Mbit x 16-T	x16	00001	88C0
8-Mbit x 16-B	x16	00001	88C1
16-Mbit x 16-T	x16	00001	88C2
16-Mbit x 16-B	x16	00001	88C3
32-Mbit x 16-T	x16	00001	88C4
32-Mbit x 16-B	x16	00001	88C5

NOTE: Other locations within the configuration address space are reserved by Intel for future use.



APPENDIX G PROTECTION REGISTER ADDRESSING

Word-Wide Protection Register Addressing

Word	Use	A 7	A6	A 5	A 4	A3	A2	A1	A0
LOCK	Both	1	0	0	0	0	0	0	0
0	Factory	1	0	0	0	0	0	0	1
1	Factory	1	0	0	0	0	0	1	0
2	Factory	1	0	0	0	0	0	1	1
3	Factory	1	0	0	0	0	1	0	0
4	User	1	0	0	0	0	1	0	1
5	User	1	0	0	0	0	1	1	0
6	User	1	0	0	0	0	1	1	1
7	User	1	0	0	0	1	0	0	0

NOTE:

^{1.} All address lines not specified in the above table must be 0 when accessing the Protection Register, i.e., A_{21} - A_{8} = 0.