CY8C24123A, CY8C24223A, and CY8C24423A



Features

■ Powerful Harvard Architecture Processor

- ☐ M8C Processor Speeds to 24 MHz
- ☐ 8x8 Multiply, 32-Bit Accumulate
- ☐ Low Power at High Speed
- ☐ 2.4 to 5.25 V Operating Voltage
- Operating Voltages Down to 1.0V Using On-Chip Switch Mode Pump (SMP)
- ☐ Industrial Temperature Range: -40°C to +85°C

Advanced Peripherals (PSoC Blocks)

- ☐ 6 Rail-to-Rail Analog PSoC Blocks Provide:
 - Up to 14-Bit ADCs
 - Up to 9-Bit DACs
 - Programmable Gain Amplifiers
 - Programmable Filters and Comparators
- ☐ 4 Digital PSoC Blocks Provide:
 - 8- to 32-Bit Timers, Counters, and PWMs
 - CRC and PRS Modules
 - Full-Duplex UART
 - Multiple SPI™ Masters or Slaves
 - Connectable to all GPIO Pins
- ☐ Complex Peripherals by Combining Blocks

■ Precision, Programmable Clocking

- ☐ Internal ±2.5% 24/48 MHz Oscillator
- High-Accuracy 24 MHz with Optional 32 kHz Crystal and PLL
- Optional External Oscillator, up to 24 MHz
- ☐ Internal Oscillator for Watchdog and Sleep

■ Flexible On-Chip Memory

- 4K Bytes Flash Program Storage 50,000 Erase/Write Cycles
- 256 Bytes SRAM Data Storage
- □ In-System Serial Programming (ISSP™)
- Partial Flash Updates
- □ Flexible Protection Modes
- □ EEPROM Emulation in Flash

■ Programmable Pin Configurations

- 25 mA Sink on all GPIO
- Pull up, Pull down, High Z, Strong, or Open Drain Drive Modes on all GPIO
- Up to 10 Analog Inputs on GPIO
- Two 30 mA Analog Outputs on GPIOConfigurable Interrupt on all GPIO


- New CY8C24x23A PSoC Device
 - ☐ Derived from the CY8C24x23 Device
 - ☐ Low Power and Low Voltage (2.4V)

■ Additional System Resources

- □ I²CTM Slave, Master, and Multi-Master to 400 kHz
- Watchdog and Sleep Timers
- ☐ User-Configurable Low Voltage Detection
- ☐ Integrated Supervisory Circuit
- On-Chip Precision Voltage Reference

■ Complete Development Tools

- ☐ Free Development Software (PSoC[™] Designer)
- ☐ Full-Featured, In-Circuit Emulator and Programmer
- ☐ Full Speed Emulation
- ☐ Complex Breakpoint Structure
- ☐ 128K Bytes Trace Memory



PSoC™ Functional Overview

The PSoC™ family consists of many *Mixed-Signal Array with On-Chip Controller* devices. These devices are designed to replace multiple traditional MCU-based system components with one, low cost single-chip programmable device. PSoC devices include configurable blocks of analog and digital logic, as well as programmable interconnects. This architecture allows the user to create customized peripheral configurations that match the requirements of each individual application. Additionally, a fast CPU, Flash program memory, SRAM data memory, and configurable IO are included in a range of convenient pinouts and packages.

The PSoC architecture, as illustrated on the left, is comprised of four main areas: PSoC Core, Digital System, Analog System, and System Resources. Configurable global busing allows all the device resources to be combined into a complete custom system. The PSoC CY8C24x23A family can have up to three IO ports that connect to the global digital and analog interconnects, providing access to 4 digital blocks and 6 analog blocks.

The PSoC Core

The PSoC Core is a powerful engine that supports a rich feature set. The core includes a CPU, memory, clocks, and configurable GPIO (General Purpose IO).

The M8C CPU core is a powerful processor with speeds up to 24 MHz, providing a four MIPS 8-bit Harvard architecture micro-

processor. The CPU utilizes an interrupt controller with 11 vectors, to simplify programming of real time embedded events. Program execution is timed and protected using the included Sleep and Watch Dog Timers (WDT).


Memory encompasses 4 KB of Flash for program storage, 256 bytes of SRAM for data storage, and up to 2 KB of EEPROM emulated using the Flash. Program Flash utilizes four protection levels on blocks of 64 bytes, allowing customized software IP protection.

The PSoC device incorporates flexible internal clock generators, including a 24 MHz IMO (internal main oscillator) accurate to 2.5% over temperature and voltage. The 24 MHz IMO can also be doubled to 48 MHz for use by the digital system. A low power 32 kHz ILO (internal low speed oscillator) is provided for the Sleep timer and WDT. If crystal accuracy is desired, the ECO (32.768 kHz external crystal oscillator) is available for use as a Real Time Clock (RTC) and can optionally generate a crystal-accurate 24 MHz system clock using a PLL. The clocks, together with programmable clock dividers (as a System Resource), provide the flexibility to integrate almost any timing requirement into the PSoC device.

PSoC GPIOs provide connection to the CPU, digital and analog resources of the device. Each pin's drive mode may be selected from eight options, allowing great flexibility in external interfacing. Every pin also has the capability to generate a system interrupt on high level, low level, and change from last read.

The Digital System

The Digital System is composed of 4 digital PSoC blocks. Each block is an 8-bit resource that can be used alone or combined with other blocks to form 8, 16, 24, and 32-bit peripherals, which are called user module references.



Digital System Block Diagram

Digital peripheral configurations include those listed below.

- PWMs (8 to 32 bit)
- PWMs with Dead band (8 to 24 bit)
- Counters (8 to 32 bit)
- Timers (8 to 32 bit)
- UART 8 bit with selectable parity
- SPI master and slave
- I2C slave and multi-master (1 available as a System Resource)
- Cyclical Redundancy Checker/Generator (8 to 32 bit)
- IrDA (up to 1)
- Pseudo Random Sequence Generators (8 to 32 bit)

The digital blocks can be connected to any GPIO through a series of global buses that can route any signal to any pin. The buses also allow for signal multiplexing and for performing logic operations. This configurability frees your designs from the constraints of a fixed peripheral controller.


Digital blocks are provided in rows of four, where the number of blocks varies by PSoC device family. This allows you the optimum choice of system resources for your application. Family resources are shown in the table titled "PSoC Device Characteristics" on page 3.

The Analog System

The Analog System is composed of 6 configurable blocks, each comprised of an opamp circuit allowing the creation of complex analog signal flows. Analog peripherals are very flexible and can be customized to support specific application requirements. Some of the more common PSoC analog functions (most available as user modules) are listed below.

- Analog-to-digital converters (up to 2, with 6- to 14-bit resolution, selectable as Incremental, Delta Sigma, and SAR)
- Filters (2 and 4 pole band-pass, low-pass, and notch)
- Amplifiers (up to 2, with selectable gain to 48x)
- Instrumentation amplifiers (1 with selectable gain to 93x)
- Comparators (up to 2, with 16 selectable thresholds)
- DACs (up to 2, with 6- to 9-bit resolution)
- Multiplying DACs (up to 2, with 6- to 9-bit resolution)
- High current output drivers (two with 30 mA drive as a Core Resource)
- 1.3V reference (as a System Resource)
- DTMF dialer
- Modulators
- Correlators
- Peak detectors
- Many other topologies possible

Analog blocks are arranged in a column of three, which includes one CT (Continuous Time) and two SC (Switched Capacitor) blocks, as shown in the figure below.



Analog System Block Diagram

Additional System Resources

System Resources, some of which have been previously listed, provide additional capability useful to complete systems. Additional resources include a multiplier, decimator, switch mode pump, low voltage detection, and power on reset. Brief statements describing the merits of each system resource are presented below.

- Digital clock dividers provide three customizable clock frequencies for use in applications. The clocks can be routed to both the digital and analog systems. Additional clocks can be generated using digital PSoC blocks as clock dividers.
- A multiply accumulate (MAC) provides a fast 8-bit multiplier with 32-bit accumulate, to assist in both general math as well as digital filters.
- The decimator provides a custom hardware filter for digital signal processing applications including the creation of Delta Sigma ADCs.
- The I2C module provides 100 and 400 kHz communication over two wires. Slave, master, and multi-master modes are all supported.
- Low Voltage Detection (LVD) interrupts can signal the application of falling voltage levels, while the advanced POR (Power On Reset) circuit eliminates the need for a system supervisor.
- An internal 1.3V reference provides an absolute reference for the analog system, including ADCs and DACs.
- An integrated switch mode pump (SMP) generates normal operating voltages from a single 1.2V battery cell, providing a low cost boost converter.

PSoC Device Characteristics

Depending on your PSoC device characteristics, the digital and analog systems can have 16, 8, or 4 digital blocks and 12, 6, or 3 analog blocks. The following table lists the resources available for specific PSoC device groups. The PSoC device covered by this data sheet is shown in the next to the last row of the table.

PSoC Device Characteristics

PSoC Device Group	Digital IO (max)	Digital Rows	Digital Blocks	Analog Inputs	Analog Outputs	Analog Columns	Analog Blocks	Amount of SRAM	Amount of Flash
CY8C29x66	64	4	16	12	4	4	12	2 KB	32 KB
CY8C27x43	44	2	8	12	4	4	12	256 Bytes	16 KB
CY8C24x23	24	1	4	12	2	2	6	256 Bytes	4 KB
CY8C24x23A	24	1	4	12	2	2	6	256 Bytes	4 KB
CY8C22x13	16	1	4	8	1	1	3	256 Bytes	2 KB
CY8C21x34	28	1	4	28	0	2	4 ^a	512 Bytes	8 KB
CY8C21x23	16	1	4	8	0	2	4 ^a	256 Bytes	4 KB

a. Limited analog functionality.

Getting Started

The quickest path to understanding the PSoC silicon is by reading this data sheet and using the PSoC Designer Integrated Development Environment (IDE). This data sheet is an overview of the PSoC integrated circuit and presents specific pin, register, and electrical specifications. For in-depth information, along with detailed programming information, reference the PSoCTM Mixed Signal Array Technical Reference Manual.

For up-to-date Ordering, Packaging, and Electrical Specification information, reference the latest PSoC device data sheets on the web at http://www.cypress.com/psoc.

Development Kits

Development Kits are available from the following distributors: Digi-Key, Avnet, Arrow, and Future. The Cypress Online Store at http://www.onfulfillment.com/cypressstore/ contains development kits, C compilers, and all accessories for PSoC development. Click on *PSoC (Programmable System-on-Chip)* to view a current list of available items.

Tele-Training

Free PSoC "Tele-training" is available for beginners and taught by a live marketing or application engineer over the phone. Five training classes are available to accelerate the learning curve including introduction, designing, debugging, advanced design, advanced analog, as well as application-specific classes covering topics like PSoC and the LIN bus. For days and times of the tele-training, see http://www.cypress.com/support/training.cfm.

Consultants

Certified PSoC Consultants offer everything from technical assistance to completed PSoC designs. To contact or become a PSoC Consultant, go to the following Cypress support web site: http://www.cypress.com/support/cypros.cfm.

Technical Support

PSoC application engineers take pride in fast and accurate response. They can be reached with a 4-hour guaranteed response at http://www.cypress.com/support/login.cfm.

Application Notes


A long list of application notes will assist you in every aspect of your design effort. To locate the PSoC application notes, go to http://www.cypress.com/design/results.cfm.

Development Tools

The Cypress MicroSystems PSoC Designer is a Microsoft® Windows-based, integrated development environment for the Programmable System-on-Chip (PSoC) devices. The PSoC Designer IDE and application runs on Windows NT 4.0, Windows 2000, Windows Millennium (Me), or Windows XP. (Reference the PSoC Designer Functional Flow diagram below.)

PSoC Designer helps the customer to select an operating configuration for the PSoC, write application code that uses the PSoC, and debug the application. This system provides design database management by project, an integrated debugger with In-Circuit Emulator, in-system programming support, and the CYASM macro assembler for the CPUs.

PSoC Designer also supports a high-level C language compiler developed specifically for the devices in the family.



PSoC Designer Subsystems

PSoC Designer Software Subsystems

Device Editor

The Device Editor subsystem allows the user to select different onboard analog and digital components called user modules using the PSoC blocks. Examples of user modules are ADCs, DACs, Amplifiers, and Filters.

The device editor also supports easy development of multiple configurations and dynamic reconfiguration. Dynamic configuration allows for changing configurations at run time.

PSoC Designer sets up power-on initialization tables for selected PSoC block configurations and creates source code for an application framework. The framework contains software to operate the selected components and, if the project uses more than one operating configuration, contains routines to switch between different sets of PSoC block configurations at run time. PSoC Designer can print out a configuration sheet for a given project configuration for use during application programming in conjunction with the Device Data Sheet. Once the framework is generated, the user can add application-specific code to flesh out the framework. It's also possible to change the selected components and regenerate the framework.

Design Browser

The Design Browser allows users to select and import preconfigured designs into the user's project. Users can easily browse a catalog of preconfigured designs to facilitate time-to-design. Examples provided in the tools include a 300-baud modem, LIN Bus master and slave, fan controller, and magnetic card reader.

Application Editor

In the Application Editor you can edit your C language and Assembly language source code. You can also assemble, compile, link, and build.

Assembler. The macro assembler allows the assembly code to be merged seamlessly with C code. The link libraries automatically use absolute addressing or can be compiled in relative mode, and linked with other software modules to get absolute addressing.

C Language Compiler. A C language compiler is available that supports Cypress MicroSystems' PSoC family devices. Even if you have never worked in the C language before, the product quickly allows you to create complete C programs for the PSoC family devices.

The embedded, optimizing C compiler provides all the features of C tailored to the PSoC architecture. It comes complete with embedded libraries providing port and bus operations, standard keypad and display support, and extended math functionality.

Debugger

The PSoC Designer Debugger subsystem provides hardware in-circuit emulation, allowing the designer to test the program in a physical system while providing an internal view of the PSoC device. Debugger commands allow the designer to read and program and read and write data memory, read and write IO registers, read and write CPU registers, set and clear breakpoints, and provide program run, halt, and step control. The debugger also allows the designer to create a trace buffer of registers and memory locations of interest.

Online Help System

The online help system displays online, context-sensitive help for the user. Designed for procedural and quick reference, each functional subsystem has its own context-sensitive help. This system also provides tutorials and links to FAQs and an Online Support Forum to aid the designer in getting started.

Hardware Tools

In-Circuit Emulator

A low cost, high functionality ICE (In-Circuit Emulator) is available for development support. This hardware has the capability to program single devices.

The emulator consists of a base unit that connects to the PC by way of the parallel or USB port. The base unit is universal and will operate with all PSoC devices. Emulation pods for each device family are available separately. The emulation pod takes the place of the PSoC device in the target board and performs full speed (24 MHz) operation.

CY8C24x23A Final Data Sheet PSoC™ Overview

User Module Development Process


The development process for the PSoC device differs from that of a traditional fixed function microprocessor. The configurable analog and digital hardware blocks give the PSoC architecture a unique flexibility that pays dividends in managing specification change during development and by lowering inventory costs. These configurable resources, called PSoC Blocks, have the ability to implement a wide variety of user-selectable functions. Each block has several registers that determine its function and connectivity to other blocks, multiplexers, buses and to the IO pins. Iterative development cycles permit you to adapt the hardware as well as the software. This substantially lowers the risk of having to select a different part to meet the final design requirements.

To speed the development process, the PSoC Designer Integrated Development Environment (IDE) provides a library of pre-built, pre-tested hardware peripheral functions, called "User Modules." User modules make selecting and implementing peripheral devices simple, and come in analog, digital, and mixed signal varieties. The standard User Module library contains over 50 common peripherals such as ADCs, DACs Timers, Counters, UARTs, and other not-so common peripherals such as DTMF Generators and Bi-Quad analog filter sections.

Each user module establishes the basic register settings that implement the selected function. It also provides parameters that allow you to tailor its precise configuration to your particular application. For example, a Pulse Width Modulator User Module configures one or more digital PSoC blocks, one for each 8 bits of resolution. The user module parameters permit you to establish the pulse width and duty cycle. User modules also provide tested software to cut your development time. The user module application programming interface (API) provides highlevel functions to control and respond to hardware events at run-time. The API also provides optional interrupt service routines that you can adapt as needed.

The API functions are documented in user module data sheets that are viewed directly in the PSoC Designer IDE. These data sheets explain the internal operation of the user module and provide performance specifications. Each data sheet describes the use of each user module parameter and documents the setting of each register controlled by the user module.

The development process starts when you open a new project and bring up the Device Editor, a graphical user interface (GUI) for configuring the hardware. You pick the user modules you need for your project and map them onto the PSoC blocks with point-and-click simplicity. Next, you build signal chains by interconnecting user modules to each other and the IO pins. At this stage, you also configure the clock source connections and enter parameter values directly or by selecting values from drop-down menus. When you are ready to test the hardware configuration or move on to developing code for the project, you perform the "Generate Application" step. This causes PSoC Designer to generate source code that automatically configures the device to your specification and provides the high-level user module API functions.



User Module and Source Code Development Flows

The next step is to write your main program, and any sub-routines using PSoC Designer's Application Editor subsystem. The Application Editor includes a Project Manager that allows you to open the project source code files (including all generated code files) from a hierarchal view. The source code editor provides syntax coloring and advanced edit features for both C and assembly language. File search capabilities include simple string searches and recursive "grep-style" patterns. A single mouse click invokes the Build Manager. It employs a professional-strength "makefile" system to automatically analyze all file dependencies and run the compiler and assembler as necessary. Project-level options control optimization strategies used by the compiler and linker. Syntax errors are displayed in a console window. Double clicking the error message takes you directly to the offending line of source code. When all is correct, the linker builds a HEX file image suitable for programming.

The last step in the development process takes place inside the PSoC Designer's Debugger subsystem. The Debugger downloads the HEX image to the In-Circuit Emulator (ICE) where it runs at full speed. Debugger capabilities rival those of systems costing many times more. In addition to traditional single-step, run-to-breakpoint and watch-variable features, the Debugger provides a large trace buffer and allows you define complex breakpoint events that include monitoring address and data bus values, memory locations and external signals.

Document Conventions

Acronyms Used

The following table lists the acronyms that are used in this document.

Acronym	Description
AC	alternating current
ADC	analog-to-digital converter
API	application programming interface
CPU	central processing unit
СТ	continuous time
DAC	digital-to-analog converter
DC	direct current
ECO	external crystal oscillator
EEPROM	electrically erasable programmable read-only memory
FSR	full scale range
GPIO	general purpose IO
GUI	graphical user interface
НВМ	human body model
ICE	in-circuit emulator
ILO	internal low speed oscillator
IMO	internal main oscillator
Ю	input/output
IPOR	imprecise power on reset
LSb	least-significant bit
LVD	low voltage detect
MSb	most-significant bit
PC	program counter
PLL	phase-locked loop
POR	power on reset
PPOR	precision power on reset
PSoC™	Programmable System-on-Chip™
PWM	pulse width modulator
SC	switched capacitor
SLIMO	slow IMO
SMP	switch mode pump
SRAM	static random access memory

Units of Measure

A units of measure table is located in the Electrical Specifications section. Table 3-1 on page 15 lists all the abbreviations used to measure the PSoC devices.

Numeric Naming

Hexidecimal numbers are represented with all letters in uppercase with an appended lowercase 'h' (for example, '14h' or '3Ah'). Hexidecimal numbers may also be represented by a '0x' prefix, the C coding convention. Binary numbers have an appended lowercase 'b' (e.g., 01010100b' or '01000011b'). Numbers not indicated by an 'h' or 'b' are decimal.

Table of Contents

For an in depth discussion and more information on your PSoC device, obtain the *PSoC Mixed Signal Array Technical Reference Manual.* This document encompasses and is organized into the following chapters and sections.

1.	Pin	Information	8
	1.1	Pinouts 1.1.1 8-Pin Part Pinout 1.1.2 20-Pin Part Pinout 1.1.3 28-Pin Part Pinout 1.1.4 32-Pin Part Pinout	8 9 10
2.	Reg	ister Reference	12
	2.1	Register Conventions	12
_	2.2	Register Mapping Tables	
3.	Elec	ctrical Specifications	
	3.1 3.2 3.3	Absolute Maximum Ratings Operating Temperature DC Electrical Characteristics 3.3.1 DC Chip-Level Specifications 3.3.2 DC General Purpose IO Specifications 3.3.3 DC Operational Amplifier Specifications 3.3.4 DC Analog Output Buffer Specifications 3.3.5 DC Switch Mode Pump Specifications 3.3.6 DC Analog Reference Specifications 3.3.7 DC Analog PSoC Block Specifications 3.3.8 DC POR, SMP, and LVD Specifications 3.3.9 DC Programming Specifications AC Electrical Characteristics 3.4.1 AC Chip-Level Specifications 3.4.2 AC General Purpose IO Specifications 3.4.3 AC Operational Amplifier Specifications 3.4.4 AC Digital Block Specifications 3.4.5 AC Analog Output Buffer Specifications 3.4.6 AC External Clock Specifications 3.4.7 AC Programming Specifications 3.4.8 AC I2C Specifications	16 17 17 18 19 22 24 25 26 27 28 29 32 33 34 35 37 38
4.	Pac 4.1 4.2 4.3	kaging Information	40 45
5.	Ord	ering Information	
٠.	5.1	Ordering Code Definitions	
6.	Sale	es and Company Information	
	6.1		47

1. Pin Information



This chapter describes, lists, and illustrates the CY8C24x23A PSoC device pins and pinout configurations.

1.1 Pinouts

The CY8C24x23A PSoC device is available in a variety of packages which are listed and illustrated in the following tables. Every port pin (labeled with a "P") is capable of Digital IO. However, Vss, Vdd, SMP, and XRES are not capable of Digital IO.


1.1.1 8-Pin Part Pinout

Table 1-1. 8-Pin Part Pinout (PDIP, SOIC)

Pin	Ту	ре	Pin	Description
No.	Digital	Analog	Name	Description
1	Ю	Ю	P0[5]	Analog column mux input and column output.
2	Ю	Ю	P0[3]	Analog column mux input and column output.
3	Ю		P1[1]	Crystal Input (XTALin), I2C Serial Clock (SCL)
4	Pov	wer	Vss	Ground connection.
5	Ю		P1[0]	Crystal Output (XTALout), I2C Serial Data (SDA)
6	Ю	1	P0[2]	Analog column mux input.
7	Ю	I	P0[4]	Analog column mux input.
8	Power		Vdd	Supply voltage.

LEGEND: A = Analog, I = Input, and O = Output.

CY8C24123A 8-Pin PSoC Device



CY8C24x23A Final Data Sheet 1. Pin Information


1.1.2 20-Pin Part Pinout

Table 1-2. 20-Pin Part Pinout (PDIP, SSOP, SOIC)

Pin	Τv	ре	Pin	
No.	Digital	Analog	Name	Description
1	Ю	ı	P0[7]	Analog column mux input.
2	Ю	IO	P0[5]	Analog column mux input and column output.
3	Ю	10	P0[3]	Analog column mux input and column output.
4	Ю	ı	P0[1]	Analog column mux input.
5	Po	wer	SMP	Switch Mode Pump (SMP) connection to external components required.
6	Ю		P1[7]	I2C Serial Clock (SCL)
7	Ю		P1[5]	I2C Serial Data (SDA)
8	Ю		P1[3]	
9	Ю		P1[1]	Crystal Input (XTALin), I2C Serial Clock (SCL)
10	Po	wer	Vss	Ground connection.
11	Ю		P1[0]	Crystal Output (XTALout), I2C Serial Data (SDA)
12	Ю		P1[2]	
13	Ю		P1[4]	Optional External Clock Input (EXTCLK)
14	Ю		P1[6]	
15	Inp	out	XRES	Active high external reset with internal pull down.
16	Ю	I	P0[0]	Analog column mux input.
17	Ю	I	P0[2]	Analog column mux input.
18	Ю	Ī	P0[4]	Analog column mux input.
19	Ю	ı	P0[6]	Analog column mux input.
20	Po	wer	Vdd	Supply voltage.

LEGEND: A = Analog, I = Input, and O = Output.

CY8C24223A 20-Pin PSoC Device



CY8C24x23A Final Data Sheet 1. Pin Information


1.1.3 28-Pin Part Pinout

Table 1-3. 28-Pin Part Pinout (PDIP, SSOP, SOIC)

Pin	Ту	pe	Pin	Decaription	
No.	Digital	Analog	Name	Description	
1	Ю	ı	P0[7]	Analog column mux input.	
2	Ю	IO	P0[5]	Analog column mux input and column output.	
3	Ю	IO	P0[3]	Analog column mux input and column output.	
4	Ю	ı	P0[1]	Analog column mux input.	
5	Ю		P2[7]		
6	Ю		P2[5]		
7	Ю	ı	P2[3]	Direct switched capacitor block input.	
8	Ю	1	P2[1]	Direct switched capacitor block input.	
9	Pov	wer	SMP	Switch Mode Pump (SMP) connection to external components required.	
10	Ю		P1[7]	I2C Serial Clock (SCL)	
11	Ю		P1[5]	I2C Serial Data (SDA)	
12	Ю		P1[3]		
13	Ю		P1[1]	Crystal Input (XTALin), I2C Serial Clock (SCL)	
14	Pov	wer	Vss	Ground connection.	
15	Ю		P1[0]	Crystal Output (XTALout), I2C Serial Data (SDA)	
16	Ю		P1[2]		
17	Ю		P1[4]	Optional External Clock Input (EXTCLK)	
18	Ю		P1[6]		
19	Inp	out	XRES	Active high external reset with internal pull down.	
20	Ю	ı	P2[0]	Direct switched capacitor block input.	
21	Ю	ı	P2[2]	Direct switched capacitor block input.	
22	Ю		P2[4]	External Analog Ground (AGND)	
23	Ю		P2[6]	External Voltage Reference (VRef)	
24	Ю	I	P0[0]	Analog column mux input.	
25	Ю	I	P0[2]	Analog column mux input.	
26	Ю	- 1	P0[4]	Analog column mux input.	
27	Ю	I	P0[6]	Analog column mux input.	
28	Power		Vdd	Supply voltage.	

LEGEND: A = Analog, I = Input, and O = Output.

CY8C24423A 28-Pin PSoC Device



CY8C24x23A Final Data Sheet 1. Pin Information


1.1.4 32-Pin Part Pinout

Table 1-4. 32-Pin Part Pinout (MLF*)

Pin	n Type		Pin	December 1997
No.	Digital	Analog	Name	Description
1	Ю		P2[7]	
2	Ю		P2[5]	
3	Ю	ı	P2[3]	Direct switched capacitor block input.
4	Ю	I	P2[1]	Direct switched capacitor block input.
5	Po	wer	Vss	Ground connection.
6	Po	wer	SMP	Switch Mode Pump (SMP) connection to external components required.
7	Ю		P1[7]	I2C Serial Clock (SCL)
8	Ю		P1[5]	I2C Serial Data (SDA)
9			NC	No connection. Do not use.
10	10		P1[3]	
11	Ю		P1[1]	Crystal Input (XTALin), I2C Serial Clock (SCL)
12	Po	wer	Vss	Ground connection.
13	Ю		P1[0]	Crystal Output (XTALout), I2C Serial Data (SDA)
14	Ю		P1[2]	
15	Ю		P1[4]	Optional External Clock Input (EXTCLK)
16			NC	No connection. Do not use.
17	Ю		P1[6]	
18	In	out	XRES	Active high external reset with internal pull down.
19	Ю	ı	P2[0]	Direct switched capacitor block input.
20	10	ı	P2[2]	Direct switched capacitor block input.
21	Ю		P2[4]	External Analog Ground (AGND)
22	Ю		P2[6]	External Voltage Reference (VRef)
23	10	ı	P0[0]	Analog column mux input.
24	Ю	ı	P0[2]	Analog column mux input.
25			NC	No connection. Do not use.
26	10	ı	P0[4]	Analog column mux input.
27	Ю	ı	P0[6]	Analog column mux input.
28	Po	wer	Vdd	Supply voltage.
29	Ю	I	P0[7]	Analog column mux input.
30	10	Ю	P0[5]	Analog column mux input and column output.
31	Ю	Ю	P0[3]	Analog column mux input and column output.
32	Ю	I	P0[1]	Analog column mux input.

LEGEND: A = Analog, I = Input, and O = Output.

CY8C24423A 32-Pin PSoC Device



^{*} The MLF package has a center pad that must be connected to ground (Vss).

2. Register Reference



This chapter lists the registers of the CY8C24x23A PSoC device. For detailed register information, reference the *PSoC™ Mixed Signal Array Technical Reference Manual*.

2.1 Register Conventions

2.1.1 Abbreviations Used

The register conventions specific to this section are listed in the following table.

Convention	Description
R	Read register or bit(s)
W	Write register or bit(s)
L	Logical register or bit(s)
С	Clearable register or bit(s)
#	Access is bit specific

2.2 Register Mapping Tables

The PSoC device has a total register address space of 512 bytes. The register space is referred to as IO space and is divided into two banks. The XOI bit in the Flag register (CPU_F) determines which bank the user is currently in. When the XOI bit is set the user is in bank 1.

Note In the following register mapping tables, blank fields are reserved and should not be accessed.

CY8C24x23A Final Data Sheet 2. Register Reference

Register Map Bank 0 Table: User Space

### ### ### ### ### ### ### ### ### ##	Z	(0, Z	Acc	Access Addr (0,Hex)			Z a	(0, A	Acc	Z a	(0, _A	Acc
PRTOISE	Name	Addr (0,Hex)	Access	ıme		cess	Name	Addr (0,Hex)	Access	Name	Addr (0,Hex)	Access
PRTOBOS 02 RW												
PRTODMZ												
PRTIJE												
PRTI-IE												
PRT1GS												
PRTIDING												
PRT2DR 08												<u> </u>
PRT2IE							ASDITORS		KVV			
PRT2DM2												
PRT2DM2												
OC												-
OD	PRIZDIVIZ		KVV									-
OE												-
OF												-
10												-
11							A S D 20 C B O		D\//			
12												
13												
14												
15												
16												
17										120, 050		DW
18												
19							ASC21CR3		KVV			
1A												
18												
1C												
1D										INI_CLR1		KVV
TE										INT CLD2		DW
DBB00DR0												
DBB00DR0										INT_MSK3		KVV
DBB00DR1 21 W 61 A1 INT_MSK1 E1 RW DBB00DR2 22 RW 62 A2 INT_VC E2 RC DBB00DR0 23 # ARF_CR 63 RW A3 RES_WDT E3 W DBB01DR1 24 # CMP_CR0 64 # A4 DEC_DH E4 RC DBB01DR1 25 W ASY_CR 65 # A5 DEC_DL E5 RC DBB01DR1 25 W ASY_CR 65 # A5 DEC_DL E5 RC DBB01CR0 27 # 67 A7 A7 DEC_CR0 E6 RW DCB02DR0 28 # 68 A8 A8 MUL_X E8 W DCB02DR1 29 W 69 A9 MUL_Y E9 W DCB02DR1 29 W 68 AB AB	DBBOODBO		#	AMV INI		D\A/				INT MCKO		D\//
DBB00DR2 22 RW 62 RW A2 INT_VC E2 RC DBB00DR0 23 # ARF_CR 63 RW A3 RES_WDT E3 W DBB01DR0 24 # CMP_CR0 64 # A4 DEC_DH E4 RC DBB01DR1 25 W ASY_CR 65 # A5 DEC_DL E5 RC DBB01DR2 26 RW CMP_CR1 66 RW A6 DEC_CR0 E6 RW DBB01DR2 26 RW CMP_CR1 66 RW A6 DEC_CR1 E7 RW DCB02DR0 28 # 68 A8 AM MUL_X E8 W DCB02DR1 29 W 69 A9 MUL_DH EA R DCB02DR2 2A RW 6A AB AB MUL_DH EA R R R D MUL_DH <td></td> <td></td> <td></td> <td>AIVIA_IIV</td> <td></td> <td>IXVV</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>				AIVIA_IIV		IXVV						
DBBOOCRO 23 # ARF_CR 63 RW A3 RES_WDT E3 W DBBO1DRO 24 # CMP_CRO 64 # A4 DEC_DH E4 RC DBB01DR1 25 W ASY_CR 65 # A5 DEC_DL E5 RC DBB01DR2 26 RW CMP_CR1 66 RW A6 DEC_CR0 E6 RW DBB01CR0 27 # 67 A7 DEC_CR1 E7 RW DCB02DR0 28 # 68 A8 MUL_Y E8 W DCB02DR1 29 W 69 A9 MUL_DY E9 W DCB02DR2 2A RW 6A AA AM MUL_DH EA R DCB02DR0 2B # 6B AB AB MUL_DH EA R DCB03DR0 2C # 6C AC AC										_		
DBB01DR0 24 # CMP_CR0 64 # A4 DEC_DH E4 RC DBB01DR1 25 W ASY_CR 65 # A5 DEC_DL E5 RC DBB01DR2 26 RW CMP_CR1 66 RW A6 DEC_CR0 E6 RW DBB01DR2 28 # 68 A8 A8 MUL_X E8 W DCB02DR1 29 W 69 A9 MUL_Y E9 W DCB02DR2 2A RW 6A AA AA MUL_DL EB R DCB02DR2 2B # 6B AA AA MUL_DL EB R DCB02DR0 2C # 6C AC AC ACC_DR1 EC RW DCB03DR0 2C # 6C AC AC ACC_DR1 EC RW DCB03DR1 2D W 6F AC				ADE CD		D\A/				_		
DBB01DR1 25 W ASY_CR 65 # A5 DEC_DL E5 RC DBB01DR2 26 RW CMP_CR1 66 RW A6 DEC_CR0 E6 RW DBB01CR0 27 # 67 A7 DEC_CR1 E7 RW DCB02DR0 28 # 68 A8 MUL_X E8 W DCB02DR1 29 W 69 A9 MUL_DH E9 W DCB02DR2 2A RW 6A AA AA MUL_DH EA R DCB03DR1 2B # 6B AB MB MUL_DL EB R DCB03DR1 2D W 6C AC AC ACC_DR1 EC RW DCB03DR2 2E RW 6E AB AB MW F0 RW DCB03GR0 2F # 6F ACBOCCR3 AF ACC_DR3 EE										_		
DBB01DR2 26 RW CMP_CR1 66 RW A6 DEC_CR0 E6 RW DBB01CR0 27 # 67 A7 DEC_CR1 E7 RW DCB02DR0 28 # 68 A8 A8 MUL_X E8 W DCB02DR1 29 W 69 A9 MUL_Y E9 W DCB02DR2 2A RW 6A AA MUL_DL EB R DCB02DR0 2B # 6B AB AB MUL_DL EB R DCB03DR0 2C # 6C AC AC ACC_DR1 EC RW DCB03DR1 2D W 6E AE AC ACC_DR0 ED RW DCB03DR1 2D W 6E AE ACC_DR1 EC RW DCB03DR2 2E RW 6F AF ACC_DR3 EE RW DCB03DR1												
DBB01CR0 27 # 67 A7 DEC_CR1 E7 RW DCB02DR0 28 # 68 A8 MUL_X E8 W DCB02DR1 29 W 69 A9 MUL_Y E9 W DCB02DR2 2A RW 6A AA MUL_DH EA R DCB02DR2 2B # 6B AB MB MUL_DL EB R DCB03DR0 2C # 6C AC AC ACC_DR1 EC RW DCB03DR1 2D W 6D AD ACC_DR0 ED RW DCB03DR2 2E RW 6E AE AC ACC_DR3 EE RW DCB03CR0 2F # 6F AF AC ACC_DR3 EE RW DCB03CR0 2F # 6F AC AC ACC_DR3 EF RW DCB03CR0 7F										_		
DCB02DR0 28 # 68 A8 MUL_X E8 W DCB02DR1 29 W 69 A9 MUL_Y E9 W DCB02DR2 2A RW 6A AA AA MUL_DH EA R DCB03DR0 2B # 6B AB MB MUL_DL EB R DCB03DR0 2C # 6C AC ACC_DR1 EC RW DCB03DR1 2D W 6D AD ACC_DR0 ED RW DCB03DR2 2E RW 6E AE AC_DR2 EF RW DCB03CR0 2F # 6F AF AF ACC_DR2 EF RW DCB03CR0 2F # 6F RW RDIORI BO RW FO BD RW FO FO ACC_DR2 EF RW DCB03CR0 2F # 6F RW RD				CIVIF_CIXT		IXVV				_		
DCB02DR1 29 W 69 A9 MUL_Y E9 W DCB02DR2 2A RW 6A AA AA MUL_DH EA R DCB02CR0 2B # 6B AB AB MUL_DL EB R DCB03DR0 2C # 6C AC AC ACC_DR0 ED RW DCB03DR1 2D W 6E AB ACC_DR0 ED RW DCB03DR2 2E RW 6E AE ACC_DR3 EE RW DCB03CR0 2F # 6F AF ACC_DR2 EF RW DCB03CR0 2F # 6F AF ACC_DR2 EF RW DCB03CR0 2F # 6F AF ACC_DR2 EF RW DCB03CR0 2F # ACB00CR3 70 RW RDI0RI B0 RW F0 31 ACB00CR1												
DCB02DR2 2A RW 6A AA MUL_DH EA R DCB02CR0 2B # 6B AB AB MUL_DL EB R DCB03DR0 2C # 6C AC AC ACC_DR1 EC RW DCB03DR1 2D W 6D AD ACC_DR0 ED RW DCB03DR2 2E RW 6E AE ACC_DR3 EE RW DCB03CR0 2F # 6F AF AF ACC_DR2 EF RW DCB03CR0 2F # 6F AF AF ACC_DR2 EF RW DCB03CR0 2F # ACB00CR3 70 RW RDIORI B0 RW F0 EE RW 31 ACB00CR0 71 RW RDIOSYN B1 RW F1 F2 F3 F4 F4 F5 F8 F8 F8 F8 <						-					_	
DCB02CR0 2B # 6B AB MUL_DL EB R DCB03DR0 2C # 6C AC AC ACC_DR1 EC RW DCB03DR1 2D W 6D AD ACC_DR0 ED RW DCB03DR2 2E RW 6E AE AE ACC_DR3 EE RW DCB03CR0 2F # 6F AF ACC_DR2 EF RW 30 ACB00CR3 70 RW RDIORI BO RW F0 31 ACB00CR3 70 RW RDIORI BO RW F0 31 ACB00CR3 70 RW RDIORI BO RW F1 F1 32 ACB00CR1 72 RW RDIOIS RW F2 F3 33 ACB01CR3 74 RW RDIOLTO B3 RW F4 35 ACB01CR0 75 RW												
DCB03DR0 2C # 6C AC AC ACC_DR1 EC RW DCB03DR1 2D W 6D AD AD ACC_DR0 ED RW DCB03DR2 2E RW 6E AE AE ACC_DR3 EE RW DCB03CR0 2F # 6F AF AC_DR2 EF RW 30 ACB00CR3 70 RW RDIORI B0 RW FO FO ACC_DR2 EF RW 31 ACB00CR3 70 RW RDIORI B0 RW F0 F1 F1 F1 F1 F2 RW F0 F2 RW F0 F2 RW F0 F2 RW F0<												
DCB03DR1 2D W 6D AD ACC_DR0 ED RW DCB03DR2 2E RW 6E AE AE ACC_DR3 EE RW DCB03CR0 2F # 6F AF AF ACC_DR2 EF RW J0 ACB00CR3 70 RW RDIORI B0 RW F0 F0 J1 ACB00CR0 71 RW RDIOSYN B1 RW F1 F1 F2 J2 ACB00CR1 72 RW RDIOIS B2 RW F2 F2 F2 F2 F2 F2 F2 F3 F3 F4 F4 F4 F4 F4 F4 F5 F6 F6 F6 F6 F8 F8 F6 F8 F8 F8 F8 F8 F8 F8 F8 <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>_</td> <td></td> <td></td> <td></td> <td></td>								_				
DCB03DR2 2E RW 6E AE AE ACC_DR3 EE RW DCB03CR0 2F # 6F AF AF ACC_DR2 EF RW 30 ACB00CR3 70 RW RDIORI B0 RW F0 31 ACB00CR0 71 RW RDIOSYN B1 RW F1 32 ACB00CR1 72 RW RDIOIS B2 RW F2 33 ACB00CR2 73 RW RDIOLTO B3 RW F3 34 ACB01CR3 74 RW RDIORO0 B5 RW F5 35 ACB01CR0 75 RW RDIORO0 B5 RW F5 36 ACB01CR1 76 RW RDIORO1 B6 RW F6 37 ACB01CR2 77 RW B7 CPU_F F7 RL 38 79 B8 B8 F8		_				1			 		_	
DCB03CR0 2F # 6F RW RDIORI BO RW ACC_DR2 EF RW 30 ACB00CR3 70 RW RDIORI BO RW FO 31 ACB00CR0 71 RW RDIOSYN B1 RW F1 32 ACB00CR1 72 RW RDIOIS B2 RW F2 33 ACB00CR2 73 RW RDIOLTO B3 RW F3 34 ACB01CR3 74 RW RDIORO0 B5 RW F4 35 ACB01CR0 75 RW RDIORO0 B5 RW F5 36 ACB01CR1 76 RW RDIORO1 B6 RW F6 37 ACB01CR2 77 RW B7 CPU_F F7 RL 38 78 79 B8 B8 F8 F8 39 79 BB BB FA						1			 			
30												
31 ACB00CR0 71 RW RDIOSYN B1 RW F1 32 ACB00CR1 72 RW RDIOIS B2 RW F2 33 ACB00CR2 73 RW RDIOLT0 B3 RW F3 34 ACB01CR3 74 RW RDIOLT1 B4 RW F4 35 ACB01CR0 75 RW RDIORO0 B5 RW F5 36 ACB01CR1 76 RW RDIORO1 B6 RW F6 37 ACB01CR2 77 RW B7 CPU_F F7 RL 38 78 8 88 F8 F8 39 79 89 F9 F9 3A 7A BA BA FA 3B 7B BB BB FB 3C 7C BC BC FC 3D 7D BB BC CP	20200010			ACB00CR3		RW	RDI0RI		RW			1.77
32 ACB00CR1 72 RW RDIOIS B2 RW F2 33 ACB00CR2 73 RW RDIOLT0 B3 RW F3 34 ACB01CR3 74 RW RDIOLT1 B4 RW F4 35 ACB01CR0 75 RW RDIORO0 B5 RW F5 36 ACB01CR1 76 RW RDIORO1 B6 RW F6 37 ACB01CR2 77 RW B7 CPU_F F7 RL 38 78 B8 B8 F8 F8 39 79 B9 F9 F9 3A 7A BA BA FA 3B 7B BB BB FB 3C 7C BC FC FC 3D 7D BD BC CPU_SCR1 FE # 3F 7F BF CPU_SCR0 FF #			 							1		
33 ACB00CR2 73 RW RDIOLTO B3 RW F3 34 ACB01CR3 74 RW RDIOLT1 B4 RW F4 35 ACB01CR0 75 RW RDIORO0 B5 RW F5 36 ACB01CR1 76 RW RDIORO1 B6 RW F6 37 ACB01CR2 77 RW B7 CPU_F F7 RL 38 78 8 88 F8 F8 39 79 89 F9 F9 3A 7A BA BA FA 3B 7B BB FB FB 3C 7C BC FC FC 3D 7D BD BC CPU_SCR1 FE # 3F 7F FF BF CPU_SCR0 FF #			1							1		
34 ACB01CR3 74 RW RDI0LT1 B4 RW F4 35 ACB01CR0 75 RW RDI0RO0 B5 RW F5 36 ACB01CR1 76 RW RDI0RO1 B6 RW F6 37 ACB01CR2 77 RW B7 CPU_F F7 RL 38 78 B8 B8 F8 F8 39 79 B9 F9 F9 3A 7A BA BB FA 3B 7B BB BB FB 3C 7C BC FC FC 3D 7D BD BC CPU_SCR1 FE # 3F 7F BF CPU_SCR0 FF #			 							1		
35			 							1		
36 ACB01CR1 76 RW RDI0RO1 B6 RW F6 37 ACB01CR2 77 RW B7 CPU_F F7 RL 38 78 B8 F8 F8 39 79 B9 F9 F9 3A 7A BA FA FA 3B 7B BB BB FB 3C 7C BC FC FC 3D 7D BD FD FD 3E 7E BE CPU_SCR1 FE # 3F 7F BF CPU_SCR0 FF #		_	 							1	_	
37 ACB01CR2 77 RW B7 CPU_F F7 RL 38 78 B8 F8 F8 39 79 B9 F9 F9 3A 7A BA FA FA 3B 7B BB BB FB 3C 7C BC FC FC 3D 7D BD FD FD 3E 7E BE CPU_SCR1 FE # 3F 7F BF CPU_SCR0 FF #			 							1		
38 78 B8 F8 39 79 B9 F9 3A 7A BA FA 3B 7B BB FB 3C 7C BC FC 3D 7D BD FD 3E 7E BE CPU_SCR1 FE # 3F 7F BF CPU_SCR0 FF #		_	 				. Colored I		1744	CPU F	_	RI
39 79 B9 F9 3A 7A BA FA 3B 7B BB FB 3C 7C BC FC 3D 7D BD FD 3E 7E BE CPU_SCR1 FE # 3F 7F BF CPU_SCR0 FF #			 	. 102010112					 	J. J_1		
3A 7A BA FA 3B 7B BB FB 3C 7C BC FC 3D 7D BD FD 3E 7E BE CPU_SCR1 FE # 3F 7F BF CPU_SCR0 FF #			 			1			 	1		
3B 7B BB FB 3C 7C BC FC 3D 7D BD FD 3E 7E BE CPU_SCR1 FE # 3F 7F BF CPU_SCR0 FF #			1	1		1	1		1	1		
3C 7C BC FC 3D 7D BD FD 3E 7E BE CPU_SCR1 FE # 3F 7F BF CPU_SCR0 FF #			1	1		1	1		1	1		
3D 7D BD FD 3E 7E BE CPU_SCR1 FE # 3F 7F BF CPU_SCR0 FF #			-			1			-	1		
3E 7E BE CPU_SCR1 FE # 3F 7F BF CPU_SCR0 FF #						-			 	1		1
3F 7F BF CPU_SCR0 FF #			-						<u> </u>	CDII SCD1		#
						1				_		
	Blank fields a		rvod an	d should not b		eod _	# Access is bi-		I	UFU_SURU	Lie	#

Access is bit specific.

Register Map Bank 1 Table: Configuration Space

PRTODMOM OU RW	Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access
PRTOICE 02	PRT0DM0						ASC10CR0				C0	
PRTICIDID 03 RW	-	01	RW				ASC10CR1	81	RW			
PRTIDMO	PRT0IC0	02	RW		42		ASC10CR2	82	RW		C2	
PRTILIDM		_										
PRTICO	PRT1DM0	04	RW		44		ASD11CR0	84	RW		C4	
PRT12ID	PRT1DM1	05					ASD11CR1	85				
PRT2DMO		_										
PRT2IOM							ASD11CR3		RW			
PRT2ICO		_										
PRT2IC1 OB		_										
OC		_										
DE	PRT2IC1	_	RW									
DE		_										
OF		_										
10												
11		_										
12		_										
13		_										
14												
15		_								GDI_E_OU		RW
16												
17		_			_							
18												
19							ASC21CR3		RW			
1A												
18												
1C												
1D												
1E										000 00 51		DVA
1F		_										
DBB00FN 20										_		
DBB00IN	DDDOOFN	_	DW	CLK CD0		DW						
DBB00OU 22												
DBB01FN 24												
DBB01FN	DBB0000		KVV									
DBB01IN 25 RW AMD_CR1 66 RW A6 E5 DBB01OU 26 RW AMD_CR1 66 RW A6 E6 27 ALT_CR0 67 RW A7 E7 DCB02FN 28 RW 68 A8 IMO_TR E8 W DCB02IN 29 RW 69 A9 ILO_TR E9 W DCB02OU 2A RW 6A AA AA BDG_TR EA RW DCB03FN 2C RW 6C AC AC EC EC DCB03IN 2D RW 6E AB ECO_TR EB W DCB03OU 2E RW 6E AE AE EE EE DCB03OU 2E RW 6E AF RW F0 AF EF 33 ACB00CR3 70 RW RDIOSYN B1 RW F1	DDD01EN		D\A/	AIVID_CRU		KVV						
DBB01OU 26 RW AMD_CR1 66 RW A6 E6 27 ALT_CR0 67 RW A7 E7 DCB02FN DCB02FN 28 RW 68 A8 IMO_TR E8 W DCB02IN 29 RW 69 A9 ILO_TR E9 W DCB02OU 2A RW 6A AA BDG_TR EA RW DCB03FN 2C RW 6C AC AC EC EC DCB03IN 2D RW 6E AC AC EE EC DCB03OU 2E RW 6E AE AE EE EE 2F 6F 6F AF EF F0 AE EF F0 AB RW F1 F2 F1 F6 AF F8 F1 F5 F6 AB RW F0 AB RW F1 F8 F1										VLI_CIVIP		K
27 ALT_CRO 67 RW A7 E7 DCB02FN 28 RW 68 A8 IMO_TR E8 W DCB02IN 29 RW 69 A9 ILO_TR E9 W DCB02OU 2A RW 6A AA BDG_TR EA RW DCB03FN 2C RW 6C AC AC EC EC DCB03IN 2D RW 6D AD AD ED ED DCB03OU 2E RW 6E AE AE EE EE 2F 6F AF AF EF F0 AG BD RW F1 AG F5 AG AG <td></td> <td>_</td> <td></td> <td>AMD CB1</td> <td></td> <td>D\A/</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>		_		AMD CB1		D\A/						
DCB02FN 28 RW 68 A8 IMO_TR E8 W DCB02IN 29 RW 69 A9 ILO_TR E9 W DCB02OU 2A RW 6A AA AA BDG_TR EA RW DCB03FN 2C RW 6C AC AC EC EC DCB03IN 2D RW 6D AD AD ED ED DCB03OU 2E RW 6E AE AE EE EE 2F 6F ACB00CR3 70 RW RDIORI B0 RW F0 31 ACB00CR3 70 RW RDIORI B0 RW F1 F1 32 ACB00CR1 72 RW RDIORIS B2 RW F2 33 ACB0CR2 73 RW RDIOLTO B3 RW F3 34 ACB0TCR0 75 RW RDIORO	DBB0100		IXVV									
DCB02IN 29 RW 69 A9 ILO_TR E9 W DCB02OU 2A RW 6A AA AA BDG_TR EA RW DCB03FN 2C RW 6C AC AC ECO_TR EB W DCB03IN 2D RW 6D AD ED ED DCB03OU 2E RW 6E AE AE EE 2F 6F AF AF EF EF 30 ACB00CR3 70 RW RDIORI BO RW FO 31 ACB00CR3 70 RW RDIOSYN B1 RW F1 32 ACB00CR1 72 RW RDIOSYN B1 RW F2 33 ACB00CR2 73 RW RDIOLTO B3 RW F3 34 ACB01CR3 74 RW RDIORTO B4 RW F5 36 <td>DCBOSEN</td> <td></td> <td>D\A/</td> <td>ALI_CRU</td> <td></td> <td>KVV</td> <td></td> <td></td> <td></td> <td>IMO TR</td> <td></td> <td>۱۸/</td>	DCBOSEN		D\A/	ALI_CRU		KVV				IMO TR		۱۸/
DCB02OU 2A RW 6A AA BDG_TR EA RW 2B 6B 6B AB ECO_TR EB W DCB03FN 2C RW 6C AC AC EC EC DCB03IN 2D RW 6D AD ED ED ED DCB03OU 2E RW 6E AE AE EE EE 2F 6F AF AF EF EF AF EF FO AF EF AF AF EF AF A												
2B 6B AB ECO_TR EB W DCB03FN 2C RW 6C AC AC EC EC DCB03IN 2D RW 6D AD AD ED ED DCB03OU 2E RW 6E AE AE EE EE 2F 6F AF AF EF FO AF EF FO AF EF FO FO AF AF EF FO AF FO AF AF EF FO AF AF AF EF AF												
DCB03FN 2C RW 6C AC AC EC DCB03IN 2D RW 6D AD AD ED DCB03OU 2E RW 6E AE AE EE 2F 6F AF AF EF 30 ACB00CR3 70 RW RDIORI B0 RW F0 31 ACB00CR0 71 RW RDIOSYN B1 RW F1 32 ACB00CR1 72 RW RDIOLTO B3 RW F2 33 ACB01CR2 73 RW RDIOLTO B3 RW F3 34 ACB01CR3 74 RW RDIORO0 B5 RW F5 36 ACB01CR1 76 RW RDIORO0 B6 RW F6 37 ACB01CR2 77 RW RDIORO1 B6 RW F6 38 78 B8 B8 F8<	DCD02OO	_	1244									
DCB03IN 2D RW 6D AD AD ED DCB03OU 2E RW 6E AE AE EE 2F 6F AF AF EF 30 ACB00CR3 70 RW RDIORI B0 RW F0 31 ACB00CR0 71 RW RDIOSYN B1 RW F1 32 ACB00CR1 72 RW RDIOIS B2 RW F2 33 ACB00CR2 73 RW RDIOLTO B3 RW F3 34 ACB01CR3 74 RW RDIORO0 B5 RW F4 35 ACB01CR0 75 RW RDIORO0 B5 RW F5 36 ACB01CR1 76 RW RDIORO1 B6 RW F6 37 ACB01CR2 77 RW B8 F8 F8 39 79 B9 F9 F9<	DCB03EN		RW					_		200_110		**
DCB03OU 2E RW 6E AE AE EE 2F 6F AF AF EF 30 ACB00CR3 70 RW RDIORI B0 RW F0 31 ACB00CR0 71 RW RDIOSYN B1 RW F1 32 ACB00CR1 72 RW RDIOIS B2 RW F2 33 ACB00CR2 73 RW RDIOLT0 B3 RW F3 34 ACB01CR3 74 RW RDIORO0 B5 RW F4 35 ACB01CR0 75 RW RDIORO0 B5 RW F5 36 ACB01CR1 76 RW RDIORO1 B6 RW F6 37 ACB01CR2 77 RW B7 CPU_F F7 RL 38 78 B8 B8 F8 F8 39 79 B9 F9 F9 <td></td> <td>_</td> <td></td> <td></td> <td>_</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td> </td>		_			_							
2F 6F AF EF 30 ACB00CR3 70 RW RDIORI B0 RW F0 31 ACB00CR0 71 RW RDIOSYN B1 RW F1 32 ACB00CR1 72 RW RDIOIS B2 RW F2 33 ACB00CR2 73 RW RDIOLT0 B3 RW F3 34 ACB01CR3 74 RW RDIOLT1 B4 RW F4 35 ACB01CR0 75 RW RDIORO0 B5 RW F5 36 ACB01CR1 76 RW RDIORO1 B6 RW F6 37 ACB01CR2 77 RW B7 CPU_F F7 RL 38 78 B8 B8 F8 F8 39 79 B9 F9 F9 3A 7A BB BB FA 3B 7B		_										-
30	Бовосос	_	100									
31 ACB00CR0 71 RW RDIOSYN B1 RW F1 32 ACB00CR1 72 RW RDIOIS B2 RW F2 33 ACB00CR2 73 RW RDIOLT0 B3 RW F3 34 ACB01CR3 74 RW RDIOLT1 B4 RW F4 35 ACB01CR0 75 RW RDIORO0 B5 RW F5 36 ACB01CR1 76 RW RDIORO1 B6 RW F6 37 ACB01CR2 77 RW B7 CPU_F F7 RL 38 78 B8 B8 F8 39 79 B9 F9 3A 7A BA BA FA 3B 7B BB BB FB 3C 7C BC FC BC FC 3D 7D BD FD FD <td></td> <td>_</td> <td></td> <td>ACB00CR3</td> <td>_</td> <td>RW</td> <td>RDIORI</td> <td></td> <td>RW</td> <td></td> <td></td> <td> </td>		_		ACB00CR3	_	RW	RDIORI		RW			
32 ACB00CR1 72 RW RDIOIS B2 RW F2 33 ACB00CR2 73 RW RDIOLT0 B3 RW F3 34 ACB01CR3 74 RW RDIOLT1 B4 RW F4 35 ACB01CR0 75 RW RDIORO0 B5 RW F5 36 ACB01CR1 76 RW RDIORO1 B6 RW F6 37 ACB01CR2 77 RW B7 CPU_F F7 RL 38 78 B8 B8 F8 39 79 B9 F9 3A 7A BA BA FA 3B 7B BB FB FB 3C 7C BC FC FD 3D 7D BD FD FD		_			_							
33 ACB00CR2 73 RW RDIOLTO B3 RW F3 34 ACB01CR3 74 RW RDIOLT1 B4 RW F4 35 ACB01CR0 75 RW RDIORO0 B5 RW F5 36 ACB01CR1 76 RW RDIORO1 B6 RW F6 37 ACB01CR2 77 RW B7 CPU_F F7 RL 38 78 B8 B8 F8 39 79 B9 F9 3A 7A BA BA FA 3B 7B BB BB FB 3C 7C BC FC BC FC 3D 7D BD FD FD FD		_	1									
34 ACB01CR3 74 RW RDIOLT1 B4 RW F4 35 ACB01CR0 75 RW RDIORO0 B5 RW F5 36 ACB01CR1 76 RW RDIORO1 B6 RW F6 37 ACB01CR2 77 RW B7 CPU_F F7 RL 38 78 B8 B8 F8 F8 39 79 B9 F9 F9 3A 7A BA BA FA 3B 7B BB BB FB 3C 7C BC FC 3D 7D BD FD 3E 7E FD FB		_										
35 ACB01CR0 75 RW RDI0RO0 B5 RW F5 36 ACB01CR1 76 RW RDI0RO1 B6 RW F6 37 ACB01CR2 77 RW B7 CPU_F F7 RL 38 78 B8 B8 F8 39 79 B9 F9 3A 7A BA FA 3B 7B BB BB FB 3C 7C BC FC 3D 7D BD FD 3E 7E FD FD		_										
36 ACB01CR1 76 RW RDIORO1 B6 RW F6 37 ACB01CR2 77 RW B7 CPU_F F7 RL 38 78 B8 B8 F8 39 79 B9 F9 3A 7A BA FA 3B 7B BB BB FB 3C 7C BC FC 3D 7D BD FD 3E 7E BE CPU_SCR1 FE #		_	1		_							
37 ACB01CR2 77 RW B7 CPU_F F7 RL 38 78 B8 F8 F8 39 79 B9 F9 F9 3A 7A BA FA FA 3B 7B BB BB FB 3C 7C BC FC FC 3D 7D BD FD FD 3E 7E BE CPU_SCR1 FE #			1									
38 78 B8 F8 39 79 B9 F9 3A 7A BA FA 3B 7B BB FB 3C 7C BC FC 3D 7D BD FD 3E 7E BE CPU_SCR1 FE #		_			+		1		···	CPU F		RL
39 79 B9 F9 3A 7A BA FA 3B 7B BB FB 3C 7C BC FC 3D 7D BD FD 3E 7E BE CPU_SCR1 FE #		_	1			† · · · · ·				· · · · · · · · · · · · · · · ·		T
3A 7A BA FA 3B 7B BB FB 3C 7C BC FC 3D 7D BD FD 3E 7E BE CPU_SCR1 FE #		_		1								
3B 7B BB FB 3C 7C BC FC 3D 7D BD FD 3E 7E BE CPU_SCR1 FE #			1	 		1			 			
3C 7C BC FC 3D 7D BD FD 3E 7E BE CPU_SCR1 FE #			1	 		1			 			
3D 7D BD FD 3E 7E BE CPU_SCR1 FE #				1								
3E 7E BE CPU_SCR1 FE #			1	1		1			 			1
				1						CPU SCR1		#
		3F	1	1	7F	1		BF	 	CPU_SCR0	FF	#

Blank fields are Reserved and should not be accessed.

Access is bit specific.


3. Electrical Specifications



This chapter presents the DC and AC electrical specifications of the CY8C24x23A PSoC device. For the most up to date electrical specifications, confirm that you have the most recent data sheet by going to the web at http://www.cypress.com/psoc.

Specifications are valid for $-40^{o}C \le T_{A} \le 85^{o}C$ and $T_{J} \le 100^{o}C$, except where noted. Specifications for devices running at greater than 12 MHz are valid for $-40^{o}C \le T_{A} \le 70^{o}C$ and $T_{J} \le 82^{o}C$.

Refer to Table 3-20 for the electrical specifications on the internal main oscillator (IMO) using SLIMO mode.



5.25

SLIMO Mode=1

4.75

3.60

SLIMO Mode=1

SLIMO Mode=0

SLIMO Mode=1

SLIMO Mode=1

Mode=1

SLIMO Mode=1

Mode=1

SLIMO Mode=1

Mode=1

SLIMO Mode=1

Mode=1

Figure 3-1a. Voltage versus CPU Frequency

Figure 3-1b. IMO Frequency Trim Options

The following table lists the units of measure that are used in this chapter.

Table 3-1: Units of Measure

Symbol	Unit of Measure	Symbol	Unit of Measure
°C	degree Celsius	μW	micro watts
dB	decibels	mA	milli-ampere
fF	femto farad	ms	milli-second
Hz	hertz	mV	milli-volts
KB	1024 bytes	nA	nano ampere
Kbit	1024 bits	ns	nanosecond
kHz	kilohertz	nV	nanovolts
kΩ	kilohm	Ω	ohm
MHz	megahertz	pA	pico ampere
MΩ	megaohm	pF	pico farad
μΑ	micro ampere	pp	peak-to-peak
μF	micro farad	ppm	parts per million
μΗ	micro henry	ps	picosecond
μs	microsecond	sps	samples per second
μV	micro volts	σ	sigma: one standard deviation
μVrms	micro volts root-mean-square	V	volts

3.1 Absolute Maximum Ratings

Table 3-2. Absolute Maximum Ratings

Symbol	Description	Min	Тур	Max	Units	Notes
T _{STG}	Storage Temperature	-55	-	+100	°C	Higher storage temperatures will reduce data retention time.
T _A	Ambient Temperature with Power Applied	-40	-	+85	°C	
Vdd	Supply Voltage on Vdd Relative to Vss	-0.5	_	+6.0	V	
V _{IO}	DC Input Voltage	Vss - 0.5	_	Vdd + 0.5	V	
V _{IOZ}	DC Voltage Applied to Tri-state	Vss - 0.5	_	Vdd + 0.5	V	
I _{MIO}	Maximum Current into any Port Pin	-25	_	+50	mA	
ESD	Electro Static Discharge Voltage	2000	_	-	V	Human Body Model ESD
LU	Latch-up Current	_	_	200	mA	

3.2 Operating Temperature

Table 3-3. Operating Temperature

Symbol	Description	Min	Тур	Max	Units	Notes
T _A	Ambient Temperature	-40	_	+85	°C	
TJ	Junction Temperature	-40	-	+100		The temperature rise from ambient to junction is package specific. See "Thermal Impedances" on page 45. The user must limit the power consumption to comply with this requirement.

3.3 DC Electrical Characteristics

3.3.1 DC Chip-Level Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and $-40^{\circ}C \le T_{A} \le 85^{\circ}C$, 3.0V to 3.6V and $-40^{\circ}C \le T_{A} \le 85^{\circ}C$, or 2.4V to 3.0V and $-40^{\circ}C \le T_{A} \le 85^{\circ}C$, respectively. Typical parameters apply to 5V, 3.3V, and 2.7V at $25^{\circ}C$ and are for design guidance only.

Table 3-4. DC Chip-Level Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
Vdd	Supply Voltage	2.4	_	5.25	V	See DC POR and LVD specifications, Table 3-18 on page 27.
I _{DD}	Supply Current	_	5	8	mA	Conditions are Vdd = 5.0V, T_A = 25 °C, CPU = 3 MHz, SYSCLK doubler disabled, VC1 = 1.5 MHz, VC2 = 93.75 kHz, VC3 = 93.75 kHz, analog power = off.
I _{DD3}	Supply Current	-	3.3	6.0	mA	Conditions are Vdd = 3.3V, T _A = 25 °C, CPU = 3 MHz, SYSCLK doubler disabled, VC1 = 1.5 MHz, VC2 = 93.75 kHz, VC3 = 93.75 kHz, analog power = off.
I _{DD27}	Supply Current when IMO = 6 MHz using SLIMO mode.	_	2	4	mA	Conditions are Vdd = 3.3 V, T_A = 25 $^{\circ}$ C, CPU = 0.75 MHz, 48 MHz = Disabled, VC1 = 0.375 MHz, VC2 = 23.44 kHz, VC3 = 0.09 kHz, analog power = off.
I _{SB}	Sleep (Mode) Current with POR, LVD, Sleep Timer, and WDT. ^a	-	3	6.5	μΑ	Conditions are with internal slow speed oscillator, Vdd = 3.3V, -40 $^{\rm o}$ C \leq T _A \leq 55 $^{\rm o}$ C, analog power = off.
I _{SBH}	Sleep (Mode) Current with POR, LVD, Sleep Timer, and WDT at high temperature. ^a	-	4	25	μА	Conditions are with internal slow speed oscillator, Vdd = $3.3V$, 55 °C < $T_A \le 85$ °C, analog power = off.
I _{SBXTL}	Sleep (Mode) Current with POR, LVD, Sleep Timer, WDT, and external crystal. ^a	-	4	7.5	μΑ	Conditions are with properly loaded, 1 μ W max, 32.768 kHz crystal. Vdd = 3.3V, -40 $^{\circ}$ C \leq T _A \leq 55 $^{\circ}$ C, analog power = off.
I _{SBXTLH}	Sleep (Mode) Current with POR, LVD, Sleep Timer, WDT, and external crystal at high temperature. ^a	-	5	26	μА	Conditions are with properly loaded, $1\mu W$ max, 32.768 kHz crystal. Vdd = 3.3 V, 55 °C < $T_A \le 85$ °C, analog power = off.
V _{REF}	Reference Voltage (Bandgap)	1.28	1.30	1.33	V	Trimmed for appropriate Vdd. Vdd > 3.0V.
V _{REF27}	Reference Voltage (Bandgap)	1.16	1.30	1.33	V	Trimmed for appropriate Vdd. Vdd = 2.4V to 3.0V.

a. Standby current includes all functions (POR, LVD, WDT, Sleep Time) needed for reliable system operation. This should be compared with devices that have similar functions enabled.

3.3.2 DC General Purpose IO Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, 3.0V to 3.6V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, or 2.4V to 3.0V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, respectively. Typical parameters apply to 5V, 3.3V, and 2.7V at $25^{\circ}C$ and are for design guidance only.

Table 3-5. 5V and 3.3V DC GPIO Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
R _{PU}	Pull up Resistor	4	5.6	8	kΩ	
R _{PD}	Pull down Resistor	4	5.6	8	kΩ	
V _{OH}	High Output Level	Vdd - 1.0	_	-	V	IOH = 10 mA, Vdd = 4.75 to 5.25V (maximum 40 mA on even port pins (for example, P0[2], P1[4]), maximum 40 mA on odd port pins (for example, P0[3], P1[5])). 80 mA maximum combined IOH budget.
V _{OL}	Low Output Level	-	_	0.75	V	IOL = 25 mA, Vdd = 4.75 to 5.25V (maximum 100 mA on even port pins (for example, P0[2], P1[4]), maximum 100 mA on odd port pins (for example, P0[3], P1[5])). 150 mA maximum combined IOL budget.
V _{IL}	Input Low Level	-	_	0.8	V	Vdd = 3.0 to 5.25
V _{IH}	Input High Level	2.1	-		V	Vdd = 3.0 to 5.25
V _H	Input Hysterisis	-	60	-	mV	
I _{IL}	Input Leakage (Absolute Value)	-	1	_	nA	Gross tested to 1 μA.
C _{IN}	Capacitive Load on Pins as Input	-	3.5	10	pF	Package and pin dependent. Temp = 25°C.
C _{OUT}	Capacitive Load on Pins as Output	-	3.5	10	pF	Package and pin dependent. Temp = 25°C.

Table 3-6. 2.7V DC GPIO Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
R _{PU}	Pull up Resistor	4	5.6	8	kΩ	
R _{PD}	Pull down Resistor	4	5.6	8	kΩ	
V _{OH}	High Output Level	Vdd - 0.4	-	-	V	IOH = 2 mA (6.25 Typ), Vdd = 2.4 to 3.0V (16 mA maximum, 50 mA Typ combined IOH budget).
V _{OL}	Low Output Level	-	_	0.75	V	IOL = 11.25 mA, Vdd = 2.4 to 3.0V (90 mA maximum combined IOL budget).
V _{IL}	Input Low Level	-	_	0.8	V	Vdd = 2.4 to 3.0
V _{IH}	Input High Level	2.0	_	-	V	Vdd = 2.4 to 3.0
V _H	Input Hysteresis	-	90	-	mV	
I _{IL}	Input Leakage (Absolute Value)	-	1	-	nA	Gross tested to 1 μA.
C _{IN}	Capacitive Load on Pins as Input	_	3.5	10	pF	Package and pin dependent. Temp = 25°C.
C _{OUT}	Capacitive Load on Pins as Output	-	3.5	10	pF	Package and pin dependent. Temp = 25°C.

3.3.3 DC Operational Amplifier Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C \leq T_A \leq 85°C, 3.0V to 3.6V and -40°C \leq T_A \leq 85°C, or 2.4V to 3.0V and -40°C \leq T_A \leq 85°C, respectively. Typical parameters apply to 5V, 3.3V, and 2.7V at 25°C and are for design guidance only.

The Operational Amplifier is a component of both the Analog Continuous Time PSoC blocks and the Analog Switched Cap PSoC blocks. The guaranteed specifications are measured in the Analog Continuous Time PSoC block. Typical parameters apply to 5V at 25°C and are for design guidance only.

Table 3-7. 5V DC Operational Amplifier Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V _{OSOA}	Input Offset Voltage (absolute value)					
	Power = Low, Opamp Bias = High	-	1.6	10	mV	
	Power = Medium, Opamp Bias = High	-	1.3	8	mV	
	Power = High, Opamp Bias = High	-	1.2	7.5	mV	
TCV _{OSOA}	Average Input Offset Voltage Drift	-	7.0	35.0	μV/°C	
I _{EBOA}	Input Leakage Current (Port 0 Analog Pins)	-	20	Ī-	pA	Gross tested to 1 μA.
C _{INOA}	Input Capacitance (Port 0 Analog Pins)	-	4.5	9.5	pF	Package and pin dependent. Temp = 25 °C.
V_{CMOA}	Common Mode Voltage Range	0.0	_	Vdd	V	The common-mode input voltage range is mea-
	Common Mode Voltage Range (high power or high opamp bias)	0.5	_	Vdd - 0.5		sured through an analog output buffer. The specification includes the limitations imposed by the characteristics of the analog output buffer.
G _{OLOA}	Open Loop Gain		-	-	dB	Specification is applicable at high power. For all
	Power = Low, Opamp Bias = High	60				other bias modes (except high power, high opamp bias), minimum is 60 dB.
	Power = Medium, Opamp Bias = High	60				opanip bias), minimum is oo ub.
	Power = High, Opamp Bias = High	80				
$V_{OHIGHOA}$	High Output Voltage Swing (internal signals)					
	Power = Low, Opamp Bias = High	Vdd - 0.2	-	-	V	
	Power = Medium, Opamp Bias = High	Vdd - 0.2	-	-	V	
	Power = High, Opamp Bias = High	Vdd - 0.5	-	-	V	
V_{OLOWOA}	Low Output Voltage Swing (internal signals)					
	Power = Low, Opamp Bias = High	-	-	0.2	V	
	Power = Medium, Opamp Bias = High	-	-	0.2	V	
	Power = High, Opamp Bias = High	-	-	0.5	V	
I _{SOA}	Supply Current (including associated AGND buffer)					
	Power = Low, Opamp Bias = High	-	150	200	μΑ	
	Power = Low, Opamp Bias = High	-	300	400	μΑ	
	Power = Medium, Opamp Bias = High	-	600	800	μΑ	
	Power = Medium, Opamp Bias = High	-	1200	1600	μΑ	
	Power = High, Opamp Bias = High	_	2400	3200	μΑ	
	Power = High, Opamp Bias = High	_	4600	6400	μΑ	
PSRR _{OA}	Supply Voltage Rejection Ratio	64	_	_	dB	$0V \le V_{IN} \le (Vdd - 2.30)$ or $(Vdd - 1.25V) \le V_{IN} \le Vdd$.

Table 3-8. 3.3V DC Operational Amplifier Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V _{OSOA}	Input Offset Voltage (absolute value)					
	Power = Low, Opamp Bias = High	_	1.65	10	mV	
	Power = Medium, Opamp Bias = High	_	1.32	8	mV	
	High Power is 5 Volts Only					
TCV _{OSOA}	Average Input Offset Voltage Drift	-	7.0	35.0	μV/°C	
I _{EBOA}	Input Leakage Current (Port 0 Analog Pins)	-	20	-	pA	Gross tested to 1 μA.
C _{INOA}	Input Capacitance (Port 0 Analog Pins)	-	4.5	9.5	pF	Package and pin dependent. Temp = 25 °C.
V _{CMOA}	Common Mode Voltage Range	0.2	-	Vdd - 0.2	V	The common-mode input voltage range is measured through an analog output buffer. The specification includes the limitations imposed by the characteristics of the analog output buffer.
G _{OLOA}	Open Loop Gain		-	_	dB	Specification is applicable at high power. For
	Power = Low, Opamp Bias = Low	60				all other bias modes (except high power, high opamp bias), minimum is 60 dB.
	Power = Medium, Opamp Bias = Low	60				opamp blas), minimum is oo ub.
	Power = High, Opamp Bias = Low	80				
$V_{OHIGHOA}$	High Output Voltage Swing (internal signals)					
	Power = Low, Opamp Bias = Low	Vdd - 0.2	-	-	V	
	Power = Medium, Opamp Bias = Low	Vdd - 0.2	-	-	V	
	Power = High is 5V only	Vdd - 0.2	-	-	V	
V_{OLOWOA}	Low Output Voltage Swing (internal signals)					
	Power = Low, Opamp Bias = Low	_	-	0.2	V	
	Power = Medium, Opamp Bias = Low	_	-	0.2	V	
	Power = High, Opamp Bias = Low	_	-	0.2	V	
I _{SOA}	Supply Current (including associated AGND buffer)					
	Power = Low, Opamp Bias = Low	_	150	200	μΑ	
	Power = Low, Opamp Bias = High	_	300	400	μΑ	
	Power = Medium, Opamp Bias = Low	_	600	800	μΑ	
	Power = Medium, Opamp Bias = High	_	1200	1600	μΑ	
	Power = High, Opamp Bias = Low	_	2400	3200	μΑ	
	Power = High, Opamp Bias = High	_	4600	6400	μΑ	
PSRR _{OA}	Supply Voltage Rejection Ratio	64	_	-	dB	$0V \le V_{IN} \le (Vdd - 2.30) \text{ or} $ $(Vdd - 1.25V) \le V_{IN} \le Vdd.$

Table 3-9. 2.7V DC Operational Amplifier Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V _{OSOA}	Input Offset Voltage (absolute value)					
	Power = Low, Opamp Bias = High	_	1.65	10	mV	
	Power = Medium, Opamp Bias = High	_	1.32	8	mV	
	High Power is 5 Volts Only					
TCV _{OSOA}	Average Input Offset Voltage Drift	-	7.0	35.0	μV/°C	
I _{EBOA}	Input Leakage Current (Port 0 Analog Pins)	-	20	1-	pA	Gross tested to 1 μA.
C _{INOA}	Input Capacitance (Port 0 Analog Pins)	-	4.5	9.5	pF	Package and pin dependent. Temp = 25 °C.
V _{CMOA}	Common Mode Voltage Range	0.2	_	Vdd - 0.2	V	The common-mode input voltage range is measured through an analog output buffer. The specification includes the limitations imposed by the characteristics of the analog output buffer.
G _{OLOA}	Open Loop Gain		-	-	dB	Specification is applicable at high power. For
	Power = Low, Opamp Bias = Low	60				all other bias modes (except high power, high opamp bias), minimum is 60 dB.
	Power = Medium, Opamp Bias = Low	60				opamp blas), minimum is oo ab.
	Power = High	80				
$V_{OHIGHOA}$	High Output Voltage Swing (internal signals)					
	Power = Low, Opamp Bias = Low	Vdd - 0.2	-	-	V	
	Power = Medium, Opamp Bias = Low	Vdd - 0.2	-	-	V	
	Power = High is 5V only	Vdd - 0.2	-	-	V	
V_{OLOWOA}	Low Output Voltage Swing (internal signals)					
	Power = Low, Opamp Bias = Low	_	-	0.2	V	
	Power = Medium, Opamp Bias = Low	_	-	0.2	V	
	Power = High, Opamp Bias = Low	_	-	0.2	V	
I _{SOA}	Supply Current (including associated AGND buffer)					
	Power = Low, Opamp Bias = Low	_	150	200	μΑ	
	Power = Low, Opamp Bias = High	_	300	400	μΑ	
	Power = Medium, Opamp Bias = Low	_	600	800	μΑ	
	Power = Medium, Opamp Bias = High	_	1200	1600	μΑ	
	Power = High, Opamp Bias = Low	_	2400	3200	μΑ	
	Power = High, Opamp Bias = High	_	4600	6400	μΑ	
PSRR _{OA}	Supply Voltage Rejection Ratio	64	_	-	dB	$0V \le V_{IN} \le (Vdd - 2.30) \text{ or} $ $(Vdd - 1.25V) \le V_{IN} \le Vdd.$

3.3.4 DC Analog Output Buffer Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, 3.0V to 3.6V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, or 2.4V to 3.0V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, respectively. Typical parameters apply to 5V, 3.3V, and 2.7V at $25^{\circ}C$ and are for design guidance only.

Table 3-10. 5V DC Analog Output Buffer Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V _{OSOB}	Input Offset Voltage (Absolute Value)	-	3	12	mV	
TCV _{OSOB}	Average Input Offset Voltage Drift	-	+6	-	μV/°C	
V _{CMOB}	Common-Mode Input Voltage Range	0.5	-	Vdd - 1.0	٧	
R _{OUTOB}	Output Resistance					
	Power = Low	-	1	_	Ω	
	Power = High	-	1	_	Ω	
V _{OHIGHOB}	High Output Voltage Swing (Load = 32 ohms to Vdd/2) Power = Low Power = High	0.5 x Vdd + 1.1 0.5 x Vdd + 1.1		 - -	V V	
V _{OLOWOB}	Low Output Voltage Swing (Load = 32 ohms to Vdd/2) Power = Low Power = High	-	-	0.5 x Vdd - 1.3 0.5 x Vdd - 1.3	V V	
I _{SOB}	Supply Current Including Bias Cell (No Load) Power = Low Power = High	 - -	1.1 2.6	5.1 8.8	mA mA	
PSRR _{OB}	Supply Voltage Rejection Ratio	52	_	_	dB	V _{OUT} > (Vdd - 1.25)

Table 3-11. 3.3V DC Analog Output Buffer Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V _{OSOB}	Input Offset Voltage (Absolute Value)	_	3	12	mV	
TCV _{OSOB}	Average Input Offset Voltage Drift	_	+6	-	μV/°C	
V _{CMOB}	Common-Mode Input Voltage Range	0.5	-	Vdd - 1.0	V	
R _{OUTOB}	Output Resistance					
	Power = Low	_	1	_	Ω	
	Power = High	_	1	_	Ω	
V _{OHIGHOB}	High Output Voltage Swing (Load = 1k ohms to Vdd/2)					
	Power = Low	0.5 x Vdd + 1.0	_	_	V	
	Power = High	0.5 x Vdd + 1.0	-	_	V	
V _{OLOWOB}	Low Output Voltage Swing (Load = 1k ohms to Vdd/2)					
	Power = Low	_	_	0.5 x Vdd - 1.0	V	
	Power = High	_	-	0.5 x Vdd - 1.0	V	
I _{SOB}	Supply Current Including Bias Cell (No Load)					
	Power = Low		0.8	2.0	mA	
	Power = High	_	2.0	4.3	mA	
PSRR _{OB}	Supply Voltage Rejection Ratio	52	-	-	dB	V _{OUT} > (Vdd - 1.25)

Table 3-12. 2.7V DC Analog Output Buffer Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V _{OSOB}	Input Offset Voltage (Absolute Value)	-	3	12	mV	
TCV _{OSOB}	Average Input Offset Voltage Drift	-	+6	-	μV/°C	
V _{CMOB}	Common-Mode Input Voltage Range	0.5	-	Vdd - 1.0	V	
R _{OUTOB}	Output Resistance					
	Power = Low	_	1	_	Ω	
	Power = High	-	1	_	Ω	
V _{OHIGHOB}	High Output Voltage Swing (Load = 1k ohms to Vdd/2)					
	Power = Low	0.5 x Vdd + 0.2	_	_	V	
	Power = High	0.5 x Vdd + 0.2	-	-	V	
V _{OLOWOB}	Low Output Voltage Swing (Load = 1k ohms to Vdd/2)					
	Power = Low	_	_	0.5 x Vdd - 0.7	V	
	Power = High	-	_	0.5 x Vdd - 0.7	V	
I _{SOB}	Supply Current Including Bias Cell (No Load)					
	Power = Low		0.8	2.0	mA	
	Power = High	_	2.0	4.3	mA	
PSRR _{OB}	Supply Voltage Rejection Ratio	52	_	-	dB	V _{OUT} > (Vdd - 1.25)

3.3.5 DC Switch Mode Pump Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, 3.0V to 3.6V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, or 2.4V to 3.0V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, respectively. Typical parameters apply to 5V, 3.3V, and 2.7V at $25^{\circ}C$ and are for design guidance only.

Table 3-13. DC Switch Mode Pump (SMP) Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V _{PUMP} 5V	5V Output Voltage from Pump	4.75	5.0	5.25	V	Configuration of footnote ^a . Average, neglecting ripple. SMP trip voltage is set to 5.0V.
V _{PUMP} 3V	3.3V Output Voltage from Pump	3.00	3.25	3.60	V	Configuration of footnote ^a . Average, neglecting ripple. SMP trip voltage is set to 3.25V.
V _{PUMP} 2V	2.6V Output Voltage from Pump	2.45	2.55	2.80	V	Configuration of footnote ^a . Average, neglecting ripple. SMP trip voltage is set to 2.55V.
I _{PUMP}	Available Output Current					Configuration of footnote ^a .
	$V_{BAT} = 1.8V, V_{PUMP} = 5.0V$	5	-	-	mA	SMP trip voltage is set to 5.0V.
	$V_{BAT} = 1.5V, V_{PUMP} = 3.25V$	8	-	-	mA	SMP trip voltage is set to 3.25V.
	$V_{BAT} = 1.3V, V_{PUMP} = 2.55V$	8	-	-	mA	SMP trip voltage is set to 2.55V.
V _{BAT} 5V	Input Voltage Range from Battery	1.8	-	5.0	V	Configuration of footnote ^a . SMP trip voltage is set to 5.0V.
V _{BAT} 3V	Input Voltage Range from Battery	1.0	-	3.3	V	Configuration of footnote ^a . SMP trip voltage is set to 3.25V.
V _{BAT} 2V	Input Voltage Range from Battery	1.0	-	3.0	V	Configuration of footnote ^a . SMP trip voltage is set to 2.55V.
V _{BATSTART}	Minimum Input Voltage from Battery to Start Pump	1.2	-	-	V	Configuration of footnote ^a . $0^{\circ}C \le T_A \le 100$.
						1.25V at $T_A = -40^{\circ}$ C.
ΔV _{PUMP_Line}	Line Regulation (over V _{BAT} range)	-	5	-	%V _O	Configuration of footnote ^a . V _O is the "Vdd Value for PUMP Trip" specified by the VM[2:0] setting in the DC POR and LVD Specification, Table 3-18 on page 27.
ΔV_{PUMP_Load}	Load Regulation	-	5	-	%V _O	Configuration of footnote ^a . V _O is the "Vdd Value for PUMP Trip" specified by the VM[2:0] setting in the DC POR and LVD Specification, Table 3-18 on page 27.
ΔV_{PUMP_Ripple}	Output Voltage Ripple (depends on capacitor/load)	_	100	-	mVpp	Configuration of footnote ^a . Load is 5 mA.
E ₃	Efficiency	35	50	-	%	Configuration of footnote ^a . Load is 5 mA. SMP trip voltage is set to 3.25V.
E ₂	Efficiency					
F _{PUMP}	Switching Frequency	-	1.3	-	MHz	
DC _{PUMP}	Switching Duty Cycle	-	50	_	%	

a. L_1 = 2 μ H inductor, C_1 = 10 μ F capacitor, D_1 = Schottky diode. See Figure 3-2.




Figure 3-2. Basic Switch Mode Pump Circuit

3.3.6 DC Analog Reference Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, 3.0V to 3.6V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, or 2.4V to 3.0V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, respectively. Typical parameters apply to 5V, 3.3V, and 2.7V at $25^{\circ}C$ and are for design guidance only.

The guaranteed specifications are measured through the Analog Continuous Time PSoC blocks. The power levels for AGND refer to the power of the Analog Continuous Time PSoC block. The power levels for RefHi and RefLo refer to the Analog Reference Control register. The limits stated for AGND include the offset error of the AGND buffer local to the Analog Continuous Time PSoC block. Reference control power is high.

Table 3-14. 5V DC Analog Reference Specifications

Symbol	Description	Min	Тур	Max	Units
BG	Bandgap Voltage Reference	1.28	1.30	1.33	V
-	AGND = Vdd/2	Vdd/2 - 0.04	Vdd/2 - 0.01	Vdd/2 + 0.007	V
-	AGND = 2 x BandGap	2 x BG - 0.048	2 x BG - 0.030	2 x BG + 0.024	V
_	AGND = P2[4] (P2[4] = Vdd/2)	P2[4] - 0.011	P2[4]	P2[4] + 0.011	V
-	AGND = BandGap	BG - 0.009	BG + 0.008	BG + 0.016	V
_	AGND = 1.6 x BandGap	1.6 x BG - 0.022	1.6 x BG - 0.010	1.6 x BG + 0.018	V
-	AGND Block to Block Variation (AGND = Vdd/2)	-0.034	0.000	0.034	V
-	RefHi = Vdd/2 + BandGap	Vdd/2 + BG - 0.10	Vdd/2 + BG	Vdd/2 + BG + 0.10	V
_	RefHi = 3 x BandGap	3 x BG - 0.06	3 x BG	3 x BG + 0.06	V
_	RefHi = 2 x BandGap + P2[6] (P2[6] = 1.3V)	2 x BG + P2[6] - 0.113	2 x BG + P2[6] - 0.018	2 x BG + P2[6] + 0.077	V
_	RefHi = P2[4] + BandGap (P2[4] = Vdd/2)	P2[4] + BG - 0.130	P2[4] + BG - 0.016	P2[4] + BG + 0.098	V
_	RefHi = P2[4] + P2[6] (P2[4] = Vdd/2, P2[6] = 1.3V)	P2[4] + P2[6] - 0.133	P2[4] + P2[6] - 0.016	P2[4] + P2[6]+ 0.100	V
-	RefHi = 3.2 x BandGap	3.2 x BG - 0.112	3.2 x BG	3.2 x BG + 0.076	V
_	RefLo = Vdd/2 - BandGap	Vdd/2 - BG - 0.04	Vdd/2 - BG + 0.024	Vdd/2 - BG + 0.04	V
_	RefLo = BandGap	BG - 0.06	BG	BG + 0.06	V
_	RefLo = 2 x BandGap - P2[6] (P2[6] = 1.3V)	2 x BG - P2[6] - 0.084	2 x BG - P2[6] + 0.025	2 x BG - P2[6] + 0.134	V
_	RefLo = P2[4] - BandGap (P2[4] = Vdd/2)	P2[4] - BG - 0.056	P2[4] - BG + 0.026	P2[4] - BG + 0.107	V
-	RefLo = P2[4]-P2[6] (P2[4] = Vdd/2, P2[6] = 1.3V)	P2[4] - P2[6] - 0.057	P2[4] - P2[6] + 0.026	P2[4] - P2[6] + 0.110	V

Table 3-15. 3.3V DC Analog Reference Specifications

Symbol	Description	Min	Тур	Max	Units					
BG	Bandgap Voltage Reference	1.28	1.30	1.33	V					
_	AGND = Vdd/2	Vdd/2 - 0.03	Vdd/2 - 0.01	Vdd/2 + 0.005	V					
-	AGND = 2 x BandGap	Not Allowed								
-	AGND = P2[4] (P2[4] = Vdd/2)	P2[4] - 0.008	P2[4] + 0.001	P2[4] + 0.009	V					
_	AGND = BandGap	BG - 0.009	BG + 0.005	BG + 0.015	V					
_	AGND = 1.6 x BandGap	1.6 x BG - 0.027	1.6 x BG - 0.010	1.6 x BG + 0.018	V					
_	AGND Column to Column Variation (AGND = Vdd/2)	-0.034	0.000	0.034	mV					
_	RefHi = Vdd/2 + BandGap	Not Allowed	Not Allowed							
_	RefHi = 3 x BandGap	Not Allowed	Not Allowed							
-	RefHi = 2 x BandGap + P2[6] (P2[6] = 0.5V)	Not Allowed								
-	RefHi = P2[4] + BandGap (P2[4] = Vdd/2)	Not Allowed								
_	RefHi = P2[4] + P2[6] (P2[4] = Vdd/2, P2[6] = 0.5V)	P2[4] + P2[6] - 0.075	P2[4] + P2[6] - 0.009	P2[4] + P2[6] + 0.057	V					
-	RefHi = 3.2 x BandGap	Not Allowed								
-	RefLo = Vdd/2 - BandGap	Not Allowed								
_	RefLo = BandGap	Not Allowed								
-	RefLo = 2 x BandGap - P2[6] (P2[6] = 0.5V)	Not Allowed	Not Allowed							
_	RefLo = P2[4] - BandGap (P2[4] = Vdd/2)	Not Allowed								
_	RefLo = P2[4]-P2[6] (P2[4] = Vdd/2, P2[6] = 0.5V)	P2[4] - P2[6] - 0.048	P2[4]- P2[6] + 0.022	P2[4] - P2[6] + 0.092	V					

Table 3-16. 2.7V DC Analog Reference Specifications

Symbol	Description	Min	Тур	Max	Units					
BG	Bandgap Voltage Reference	1.16	1.30	1.33	V					
_	AGND = Vdd/2	Vdd/2 - 0.03	Vdd/2 - 0.01	Vdd/2 + 0.01	V					
-	AGND = 2 x BandGap	Not Allowed								
-	AGND = P2[4] (P2[4] = Vdd/2)	P2[4] - 0.01	P2[4]	P2[4] + 0.01	V					
_	AGND = BandGap	BG - 0.01	BG	BG + 0.015	V					
_	AGND = 1.6 x BandGap	Not Allowed	•	•						
-	AGND Column to Column Variation (AGND = Vdd/2)	-0.034	0.000	0.034	mV					
-	RefHi = Vdd/2 + BandGap	Not Allowed	Not Allowed							
_	RefHi = 3 x BandGap	Not Allowed								
_	RefHi = 2 x BandGap + P2[6] (P2[6] = 0.5V)	Not Allowed								
-	RefHi = P2[4] + BandGap (P2[4] = Vdd/2)	Not Allowed								
_	RefHi = P2[4] + P2[6] (P2[4] = Vdd/2, P2[6] = 0.5V)	P2[4] + P2[6] - 0.08	P2[4] + P2[6] - 0.01	P2[4] + P2[6] + 0.06	V					
_	RefHi = 3.2 x BandGap	Not Allowed								
_	RefLo = Vdd/2 - BandGap	Not Allowed								
-	RefLo = BandGap	Not Allowed								
_	RefLo = 2 x BandGap - P2[6] (P2[6] = 0.5V)	Not Allowed								
_	RefLo = P2[4] - BandGap (P2[4] = Vdd/2)	Not Allowed								
_	RefLo = P2[4]-P2[6] (P2[4] = Vdd/2, P2[6] = 0.5V)	P2[4] - P2[6] - 0.05	P2[4]- P2[6] + 0.01	P2[4] - P2[6] + 0.09	V					

3.3.7 DC Analog PSoC Block Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, 3.0V to 3.6V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, or 2.4V to 3.0V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, respectively. Typical parameters apply to 5V, 3.3V, and 2.7V at $25^{\circ}C$ and are for design guidance only.

Table 3-17. DC Analog PSoC Block Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
R _{CT}	Resistor Unit Value (Continuous Time)	-	12.2	-	kΩ	
C _{SC}	Capacitor Unit Value (Switch Cap)	-	80	_	fF	

3.3.8 DC POR, SMP, and LVD Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, 3.0V to 3.6V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, or 2.4V to 3.0V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, respectively. Typical parameters apply to 5V, 3.3V, and 2.7V at $25^{\circ}C$ and are for design guidance only.

Note The bits PORLEV and VM in the table below refer to bits in the VLT_CR register. See the *PSoC Mixed Signal Array Technical Reference Manual* for more information on the VLT_CR register.

Table 3-18. DC POR and LVD Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
	Vdd Value for PPOR Trip					Vdd must be greater than or equal to 2.5V
V_{PPOR0}	PORLEV[1:0] = 00b		2.36	2.40	V	during startup, reset from the XRES pin, or reset from Watchdog.
V _{PPOR1}	PORLEV[1:0] = 01b	_	2.82	2.95	V	reset from watchdog.
V_{PPOR2}	PORLEV[1:0] = 10b		4.55	4.70	V	
	Vdd Value for LVD Trip					
V_{LVD0}	VM[2:0] = 000b	2.40	2.45	2.51 ^a	V	
V_{LVD1}	VM[2:0] = 001b	2.85	2.92	2.99 ^b	V	
V_{LVD2}	VM[2:0] = 010b	2.95	3.02	3.09	V	
V _{LVD3}	VM[2:0] = 011b	3.06	3.13	3.20	V	
V_{LVD4}	VM[2:0] = 100b	4.37	4.48	4.55	V	
V_{LVD5}	VM[2:0] = 101b	4.50	4.64	4.75	V	
V _{LVD6}	VM[2:0] = 110b	4.62	4.73	4.83	V	
V_{LVD7}	VM[2:0] = 111b	4.71	4.81	4.95	V	
	Vdd Value for SMP Trip					
V_{PUMP0}	VM[2:0] = 000b	2.50	2.55	2.62 ^c	V	
V _{PUMP1}	VM[2:0] = 001b	2.96	3.02	3.09	V	
V_{PUMP2}	VM[2:0] = 010b	3.03	3.10	3.16	V	
V_{PUMP3}	VM[2:0] = 011b	3.18	3.25	3.32 ^d	V	
V_{PUMP4}	VM[2:0] = 100b	4.54	4.64	4.74	V	
V_{PUMP5}	VM[2:0] = 101b	4.62	4.73	4.83	V	
V _{PUMP6}	VM[2:0] = 110b	4.71	4.82	4.92	V	
V _{PUMP7}	VM[2:0] = 111b	4.89	5.00	5.12	V	

a. Always greater than 50 mV above $V_{\mbox{\footnotesize{PPOR}}}$ (PORLEV=00) for falling supply.

b. Always greater than 50 mV above V_{PPOR} (PORLEV=01) for falling supply.

c. Always greater than 50 mV above V_{LVD0}.

d. Always greater than 50 mV above V_{LVD3} .

3.3.9 DC Programming Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C \leq T_A \leq 85°C, 3.0V to 3.6V and -40°C \leq T_A \leq 85°C, or 2.4V to 3.0V and -40°C \leq T_A \leq 85°C, respectively. Typical parameters apply to 5V, 3.3V, and 2.7V at 25°C and are for design guidance only.

Table 3-19. DC Programming Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
Vdd _{IWRITE}	Supply Voltage for Flash Write Operations	2.70	-	-	V	
I _{DDP}	Supply Current During Programming or Verify	-	5	25	mA	
V _{ILP}	Input Low Voltage During Programming or Verify	_	_	0.8	V	
V _{IHP}	Input High Voltage During Programming or Verify	2.1	-	_	V	
I _{ILP}	Input Current when Applying Vilp to P1[0] or P1[1] During Programming or Verify	-	-	0.2	mA	Driving internal pull-down resistor.
I _{IHP}	Input Current when Applying Vihp to P1[0] or P1[1] During Programming or Verify	-	-	1.5	mA	Driving internal pull-down resistor.
V _{OLV}	Output Low Voltage During Programming or Verify	-	-	Vss + 0.75	V	
V _{OHV}	Output High Voltage During Programming or Verify	Vdd - 1.0	-	Vdd	V	
Flash _{ENPB}	Flash Endurance (per block)	50,000	_	_	-	Erase/write cycles per block.
Flash _{ENT}	Flash Endurance (total) ^a	1,800,000	-	_	_	Erase/write cycles.
Flash _{DR}	Flash Data Retention	10	-	-	Years	

a. A maximum of 36 x 50,000 block endurance cycles is allowed. This may be balanced between operations on 36x1 blocks of 50,000 maximum cycles each, 36x2 blocks of 25,000 maximum cycles each, or 36x4 blocks of 12,500 maximum cycles each (to limit the total number of cycles to 36x50,000 and that no single block ever sees more than 50,000 cycles).

For the full industrial range, the user must employ a temperature sensor user module (FlashTemp) and feed the result to the temperature argument before writing. Refer to the Flash APIs Application Note AN2015 at http://www.cypress.com under Application Notes for more information.

3.4 AC Electrical Characteristics

3.4.1 AC Chip-Level Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and $-40^{\circ}C \le T_{A} \le 85^{\circ}C$, 3.0V to 3.6V and $-40^{\circ}C \le T_{A} \le 85^{\circ}C$, or 2.4V to 3.0V and $-40^{\circ}C \le T_{A} \le 85^{\circ}C$, respectively. Typical parameters apply to 5V, 3.3V, and 2.7V at $25^{\circ}C$ and are for design guidance only.

Table 3-20. 5V and 3.3V AC Chip-Level Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F _{IMO24}	Internal Main Oscillator Frequency for 24 MHz	23.4	24	24.6 ^{a,b,c}	MHz	Trimmed for 5V or 3.3V operation using factory trim values. See Figure 3-1b on page 15. SLIMO Mode = 0.
F _{IMO6}	Internal Main Oscillator Frequency for 6 MHz	5.75	6	6.35 ^{a,b,c}	MHz	Trimmed for 5V or 3.3V operation using factory trim values. See Figure 3-1b on page 15. SLIMO Mode = 1.
F _{CPU1}	CPU Frequency (5V Nominal)	0.93	24	24.6 ^{a,b}	MHz	
F _{CPU2}	CPU Frequency (3.3V Nominal)	0.93	12	12.3 ^{b,c}	MHz	
F _{48M}	Digital PSoC Block Frequency	0	48	49.2 ^{a,b,d}	MHz	Refer to the AC Digital Block Specifications below.
F _{24M}	Digital PSoC Block Frequency	0	24	24.6 ^{b, d}	MHz	
F _{32K1}	Internal Low Speed Oscillator Frequency	15	32	64	kHz	
F _{32K2}	External Crystal Oscillator	-	32.768	-	kHz	Accuracy is capacitor and crystal dependent. 50% duty cycle.
F _{PLL}	PLL Frequency	_	23.986	-	MHz	Is a multiple (x732) of crystal frequency.
Jitter24M2	24 MHz Period Jitter (PLL)	_	-	600	ps	
T _{PLLSLEW}	PLL Lock Time	0.5	-	10	ms	
T _{PLLSLEWS} - LOW	PLL Lock Time for Low Gain Setting	0.5	-	50	ms	
Tos	External Crystal Oscillator Startup to 1%	_	1700	2620	ms	
T _{OSACC}	External Crystal Oscillator Startup to 100 ppm	-	2800	3800	ms	The crystal oscillator frequency is within 100 ppm of its final value by the end of the T_{osacc} period. Correct operation assumes a properly loaded 1 uW maximum drive level 32.768 kHz crystal. $3.0V \le Vdd \le 5.5V$, $-40^{\circ}C \le T_A \le 85^{\circ}C$.
Jitter32k	32 kHz Period Jitter	_	100		ns	
T _{XRST}	External Reset Pulse Width	10	-	-	μs	
DC24M	24 MHz Duty Cycle	40	50	60	%	
Step24M	24 MHz Trim Step Size	-	50	_	kHz	
Fout48M	48 MHz Output Frequency	46.8	48.0	49.2 ^{a,c}	MHz	Trimmed. Utilizing factory trim values.
Jitter24M1P	24 MHz Period Jitter (IMO) Peak-to-Peak	_	300		ps	
Jitter24M1R	24 MHz Period Jitter (IMO) Root Mean Squared	_	-	600	ps	
F _{MAX}	Maximum frequency of signal on row input or row output.	_	-	12.3	MHz	
T _{RAMP}	Supply Ramp Time	0	_	_	μs	

a. 4.75V < Vdd < 5.25V.

b. Accuracy derived from Internal Main Oscillator with appropriate trim for Vdd range.

 $c. \quad 3.0V < Vdd < 3.6V. \ See \ Application \ Note \ AN 2012 \ "Adjusting \ PSoC \ Microcontroller \ Trims \ for \ Dual \ Voltage-Range \ Operation" \ for \ information \ on \ trimming \ for \ operation \ at \ 3.3V.$

d. See the individual user module data sheets for information on maximum frequencies for user modules.

Table 3-21. 2.7V AC Chip-Level Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F _{IMO12}	Internal Main Oscillator Frequency for 12 MHz	11.5	12	12.7 ^{a,b,c}	MHz	Trimmed for 2.7V operation using factory trim values. See Figure 3-1b on page 15. SLIMO Mode = 1.
F _{IMO6}	Internal Main Oscillator Frequency for 6 MHz	5.75	6	6.35 ^{a,b,c}	MHz	Trimmed for 2.7V operation using factory trim values. See Figure 3-1b on page 15. SLIMO Mode = 1.
F _{CPU1}	CPU Frequency (2.7V Nominal)	0.93	3	3.15 ^{a,b}	MHz	
F _{BLK27}	Digital PSoC Block Frequency (2.7V Nominal)	0	12	12.7 ^{a,b,c}	MHz	Refer to the AC Digital Block Specifications below.
F _{32K1}	Internal Low Speed Oscillator Frequency	8	32	96	kHz	
Jitter32k	32 kHz Period Jitter	_	150		ns	
T _{XRST}	External Reset Pulse Width	10	-	-	μs	
DC12M	12 MHz Duty Cycle	40	50	60	%	
Jitter12M1P	12 MHz Period Jitter (IMO) Peak-to-Peak	_	340		ps	
Jitter12M1R	12 MHz Period Jitter (IMO) Root Mean Squared	-	-	600	ps	
F _{MAX}	Maximum frequency of signal on row input or row output.	_	-	12.7	MHz	
T _{RAMP}	Supply Ramp Time	0	-	-	μs	

a. 2.4V < Vdd < 3.0V.




Figure 3-3. PLL Lock Timing Diagram




Figure 3-4. PLL Lock for Low Gain Setting Timing Diagram

b. Accuracy derived from Internal Main Oscillator with appropriate trim for Vdd range.

c. See Application Note AN2012 "Adjusting PSoC Microcontroller Trims for Dual Voltage-Range Operation" for information on maximum frequency for User Modules.




Figure 3-5. External Crystal Oscillator Startup Timing Diagram




Figure 3-6. 24 MHz Period Jitter (IMO) Timing Diagram



Figure 3-7. 32 kHz Period Jitter (ECO) Timing Diagram

3.4.2 AC General Purpose IO Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, 3.0V to 3.6V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, or 2.4V to 3.0V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, respectively. Typical parameters apply to 5V, 3.3V, and 2.7V at $25^{\circ}C$ and are for design guidance only.

Table 3-22. 5V and 3.3V AC GPIO Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F _{GPIO}	GPIO Operating Frequency	0	-	12	MHz	Normal Strong Mode
TRiseF	Rise Time, Normal Strong Mode, Cload = 50 pF	3	_	18	ns	Vdd = 4.5 to 5.25V, 10% - 90%
TFallF	Fall Time, Normal Strong Mode, Cload = 50 pF	2	-	18	ns	Vdd = 4.5 to 5.25V, 10% - 90%
TRiseS	Rise Time, Slow Strong Mode, Cload = 50 pF	10	27	-	ns	Vdd = 3 to 5.25V, 10% - 90%
TFallS	Fall Time, Slow Strong Mode, Cload = 50 pF	10	22	-	ns	Vdd = 3 to 5.25V, 10% - 90%

Table 3-23. 2.7V AC GPIO Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F _{GPIO}	GPIO Operating Frequency	0	-	3	MHz	Normal Strong Mode
TRiseF	Rise Time, Normal Strong Mode, Cload = 50 pF	6	_	50	ns	Vdd = 2.4 to 3.0V, 10% - 90%
TFallF	Fall Time, Normal Strong Mode, Cload = 50 pF	6	_	50	ns	Vdd = 2.4 to 3.0V, 10% - 90%
TRiseS	Rise Time, Slow Strong Mode, Cload = 50 pF	18	40	120	ns	Vdd = 2.4 to 3.0V, 10% - 90%
TFallS	Fall Time, Slow Strong Mode, Cload = 50 pF	18	40	120	ns	Vdd = 2.4 to 3.0V, 10% - 90%




Figure 3-8. GPIO Timing Diagram

3.4.3 AC Operational Amplifier Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, 3.0V to 3.6V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, or 2.4V to 3.0V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, respectively. Typical parameters apply to 5V, 3.3V, and 2.7V at $25^{\circ}C$ and are for design guidance only.

Settling times, slew rates, and gain bandwidth are based on the Analog Continuous Time PSoC block.

Power = High and Opamp Bias = High is not supported at 3.3V and 2.7V.

Table 3-24. 5V AC Operational Amplifier Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
T _{ROA}	Rising Settling Time from 80% of ΔV to 0.1% of ΔV (10 pF load, Unity Gain)					
	Power = Low, Opamp Bias = Low	_	-	3.9	μs	
	Power = Medium, Opamp Bias = High	_	_	0.72	μs	
	Power = High, Opamp Bias = High	_	_	0.62	μs	
T _{SOA}	Falling Settling Time from 20% of ΔV to 0.1% of ΔV (10 pF load, Unity Gain)					
	Power = Low, Opamp Bias = Low	_	_	5.9	μs	
	Power = Medium, Opamp Bias = High	_	_	0.92	μs	
	Power = High, Opamp Bias = High	_	_	0.72	μs	
SR _{ROA}	Rising Slew Rate (20% to 80%)(10 pF load, Unity Gain)					
	Power = Low, Opamp Bias = Low	0.15	_	-	V/μs	
	Power = Medium, Opamp Bias = High	1.7	-	-	V/μs	
	Power = High, Opamp Bias = High	6.5	_	-	V/μs	
SR _{FOA}	Falling Slew Rate (20% to 80%)(10 pF load, Unity Gain)					
	Power = Low, Opamp Bias = Low	0.01	-	-	V/μs	
	Power = Medium, Opamp Bias = High	0.5	-	-	V/μs	
	Power = High, Opamp Bias = High	4.0	-	-	V/μs	
BW _{OA}	Gain Bandwidth Product					
	Power = Low, Opamp Bias = Low	0.75	_	_	MHz	
	Power = Medium, Opamp Bias = High	3.1	-	-	MHz	
	Power = High, Opamp Bias = High	5.4	_	-	MHz	
E _{NOA}	Noise at 1 kHz (Power = Medium, Opamp Bias = High)	_	100	-	nV/rt-Hz	

Table 3-25. 3.3V AC Operational Amplifier Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
T _{ROA}	Rising Settling Time from 80% of ΔV to 0.1% of ΔV (10 pF load, Unity Gain)					
	Power = Low, Opamp Bias = Low	_	-	3.92	μs	
	Power = Medium, Opamp Bias = High	_	_	0.72	μs	
T _{SOA}	Falling Settling Time from 20% of ΔV to 0.1% of ΔV (10 pF load, Unity Gain)					
	Power = Low, Opamp Bias = Low	_	_	5.41	μs	
	Power = Medium, Opamp Bias = High	_	_	0.72	μs	
SR _{ROA}	Rising Slew Rate (20% to 80%)(10 pF load, Unity Gain)					
	Power = Low, Opamp Bias = Low	0.31	_	_	V/μs	
	Power = Medium, Opamp Bias = High	2.7	_	_	V/μs	
SR _{FOA}	Falling Slew Rate (20% to 80%)(10 pF load, Unity Gain)					
	Power = Low, Opamp Bias = Low	0.24	_	_	V/μs	
	Power = Medium, Opamp Bias = High	1.8	_	_	V/μs	
BW _{OA}	Gain Bandwidth Product					
	Power = Low, Opamp Bias = Low	0.67	_	_	MHz	
	Power = Medium, Opamp Bias = High	2.8	_	_	MHz	
E _{NOA}	Noise at 1 kHz (Power = Medium, Opamp Bias = High)	-	100	-	nV/rt-Hz	

Table 3-26. 2.7V AC Operational Amplifier Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
T _{ROA}	Rising Settling Time from 80% of ΔV to 0.1% of ΔV (10 pF load, Unity Gain)					
	Power = Low, Opamp Bias = Low	-	-	3.92	μs	
	Power = Medium, Opamp Bias = High	_	_	0.72	μs	
T _{SOA}	Falling Settling Time from 20% of ΔV to 0.1% of ΔV (10 pF load, Unity Gain)					
	Power = Low, Opamp Bias = Low	_	_	5.41	μs	
	Power = Medium, Opamp Bias = High	_	_	0.72	μs	
SR _{ROA}	Rising Slew Rate (20% to 80%)(10 pF load, Unity Gain)					
	Power = Low, Opamp Bias = Low	0.31	_	_	V/μs	
	Power = Medium, Opamp Bias = High	2.7	_	-	V/μs	
SR _{FOA}	Falling Slew Rate (20% to 80%)(10 pF load, Unity Gain)					
	Power = Low, Opamp Bias = Low	0.24	_	-	V/μs	
	Power = Medium, Opamp Bias = High	1.8	_	-	V/μs	
BW _{OA}	Gain Bandwidth Product					
	Power = Low, Opamp Bias = Low	0.67	_	-	MHz	
	Power = Medium, Opamp Bias = High	2.8	_	_	MHz	
E _{NOA}	Noise at 1 kHz (Power = Medium, Opamp Bias = High)	-	100	-	nV/rt-Hz	

3.4.4 AC Digital Block Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, 3.0V to 3.6V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, or 2.4V to 3.0V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, respectively. Typical parameters apply to 5V, 3.3V, and 2.7V at $25^{\circ}C$ and are for design guidance only.

Table 3-27. 5V and 3.3V AC Digital Block Specifications

Function	Description	Min	Тур	Max	Units	Notes
Timer	Capture Pulse Width	50 ^a	_	-	ns	
	Maximum Frequency, No Capture	-	-	49.2	MHz	4.75V < Vdd < 5.25V.
	Maximum Frequency, With Capture	-	-	24.6	MHz	
Counter	Enable Pulse Width	50 ^a	-	-	ns	
	Maximum Frequency, No Enable Input	-	-	49.2	MHz	4.75V < Vdd < 5.25V.
	Maximum Frequency, Enable Input	-	-	24.6	MHz	
Dead Band	Kill Pulse Width:					
	Asynchronous Restart Mode	20	-	_	ns	
	Synchronous Restart Mode	50 ^a	-	-	ns	
	Disable Mode	50 ^a	-	-	ns	
	Maximum Frequency	_	-	49.2	MHz	4.75V < Vdd < 5.25V.
CRCPRS (PRS Mode)	Maximum Input Clock Frequency	-	_	49.2	MHz	4.75V < Vdd < 5.25V.
CRCPRS (CRC Mode)	Maximum Input Clock Frequency	-	-	24.6	MHz	
SPIM	Maximum Input Clock Frequency	-	-	8.2	MHz	Maximum data rate at 4.1 MHz due to 2 x over clocking.
SPIS	Maximum Input Clock Frequency	_	-	4.1	ns	
	Width of SS_ Negated Between Transmissions	50 ^a	_	_	ns	
Transmitter	Maximum Input Clock Frequency	-	-	24.6	MHz	Maximum data rate at 3.08 MHz due to 8 x over clocking.
Receiver	Maximum Input Clock Frequency	-	-	24.6	MHz	Maximum data rate at 3.08 MHz due to 8 x over clocking.

a. 50 ns minimum input pulse width is based on the input synchronizers running at 24 MHz (42 ns nominal period).

Table 3-28. 2.7V AC Digital Block Specifications

Function	Description	Min	Тур	Max	Units	Notes
All Functions	Maximum Block Clocking Frequency			12.7	MHz	2.4V < Vdd < 3.0V.
Timer	Capture Pulse Width	100 ^a	_	_	ns	
	Maximum Frequency, With or Without Capture	_	_	12.7	MHz	
Counter	Enable Pulse Width	100 ^a	_	_	ns	
	Maximum Frequency, No Enable Input	_	_	12.7	MHz	
	Maximum Frequency, Enable Input	-	_	12.7	MHz	
Dead Band	Kill Pulse Width:					
	Asynchronous Restart Mode	20	_	_	ns	
	Synchronous Restart Mode	100 ^a	_	_	ns	
	Disable Mode	100 ^a	_	_	ns	
	Maximum Frequency	_	_	12.7	MHz	
CRCPRS (PRS Mode)	Maximum Input Clock Frequency	_	-	12.7	MHz	
CRCPRS (CRC Mode)	Maximum Input Clock Frequency	-	-	12.7	MHz	
SPIM	Maximum Input Clock Frequency	-	-	6.35	MHz	Maximum data rate at 3.17 MHz due to 2 x over clocking.
SPIS	Maximum Input Clock Frequency	_	_	4.23	ns	
	Width of SS_ Negated Between Transmissions	100 ^a	_	_	ns	
Transmitter	Maximum Input Clock Frequency	-	-	12.7	MHz	Maximum data rate at 1.59 MHz due to 8 x over clocking.
Receiver	Maximum Input Clock Frequency	-	-	12.7	MHz	Maximum data rate at 1.59 MHz due to 8 x over clocking.

a. 50 ns minimum input pulse width is based on the input synchronizers running at 12 MHz (84 ns nominal period).

3.4.5 AC Analog Output Buffer Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, 3.0V to 3.6V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, or 2.4V to 3.0V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, respectively. Typical parameters apply to 5V, 3.3V, and 2.7V at $25^{\circ}C$ and are for design guidance only.

Table 3-29. 5V AC Analog Output Buffer Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
T _{ROB}	Rising Settling Time to 0.1%, 1V Step, 100pF Load					
	Power = Low	-	-	2.5	μs	
	Power = High	_	-	2.5	μs	
T _{SOB}	Falling Settling Time to 0.1%, 1V Step, 100pF Load					
	Power = Low	_	-	2.2	μs	
	Power = High	_	-	2.2	μs	
SR _{ROB}	Rising Slew Rate (20% to 80%), 1V Step, 100pF Load					
	Power = Low	0.65	-	-	V/μs	
	Power = High	0.65	-	-	V/μs	
SR _{FOB}	Falling Slew Rate (80% to 20%), 1V Step, 100pF Load					
	Power = Low	0.65	-	-	V/μs	
	Power = High	0.65	-	-	V/μs	
BW _{OB}	Small Signal Bandwidth, 20mV _{pp} , 3dB BW, 100pF Load					
	Power = Low	0.8	-	-	MHz	
	Power = High	0.8	-	-	MHz	
BW _{OB}	Large Signal Bandwidth, 1V _{pp} , 3dB BW, 100pF Load					
	Power = Low	300	_	-	kHz	
	Power = High	300	_	-	kHz	

Table 3-30. 3.3V AC Analog Output Buffer Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
T _{ROB}	Rising Settling Time to 0.1%, 1V Step, 100pF Load					
	Power = Low	-	-	3.8	μs	
	Power = High	-	-	3.8	μs	
T _{SOB}	Falling Settling Time to 0.1%, 1V Step, 100pF Load					
	Power = Low	-	-	2.6	μs	
	Power = High	-	-	2.6	μs	
SR _{ROB}	Rising Slew Rate (20% to 80%), 1V Step, 100pF Load					
	Power = Low	0.5	-	-	V/μs	
	Power = High	0.5	-	_	V/μs	
SR _{FOB}	Falling Slew Rate (80% to 20%), 1V Step, 100pF Load					
	Power = Low	0.5	-	-	V/μs	
	Power = High	0.5	-	_	V/μs	
BW _{OB}	Small Signal Bandwidth, 20mV _{pp} , 3dB BW, 100pF Load					
	Power = Low	0.7	-	_	MHz	
	Power = High	0.7	-	_	MHz	
BW _{OB}	Large Signal Bandwidth, 1V _{pp} , 3dB BW, 100pF Load					
	Power = Low	200	_	_	kHz	
	Power = High	200	-	_	kHz	

Table 3-31. 2.7V AC Analog Output Buffer Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
T _{ROB}	Rising Settling Time to 0.1%, 1V Step, 100pF Load					
	Power = Low	-	-	4	μs	
	Power = High	-	_	4	μs	
T _{SOB}	Falling Settling Time to 0.1%, 1V Step, 100pF Load					
	Power = Low	-	-	3	μs	
	Power = High	-	_	3	μs	
SR _{ROB}	Rising Slew Rate (20% to 80%), 1V Step, 100pF Load					
	Power = Low	0.4	_	-	V/μs	
	Power = High	0.4	_	_	V/μs	
SR _{FOB}	Falling Slew Rate (80% to 20%), 1V Step, 100pF Load					
	Power = Low	0.4	_	_	V/μs	
	Power = High	0.4	_	_	V/μs	
BW _{OB}	Small Signal Bandwidth, 20mV _{pp} , 3dB BW, 100pF Load					
	Power = Low	0.6	-	-	MHz	
	Power = High	0.6	_	_	MHz	
BW _{OB}	Large Signal Bandwidth, 1V _{pp} , 3dB BW, 100pF Load					
	Power = Low	180	_	_	kHz	
	Power = High	180	_	_	kHz	

3.4.6 AC External Clock Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C \leq T_A \leq 85°C, 3.0V to 3.6V and -40°C \leq T_A \leq 85°C, or 2.4V to 3.0V and -40°C \leq T_A \leq 85°C, respectively. Typical parameters apply to 5V, 3.3V, and 2.7V at 25°C and are for design guidance only.

Table 3-32. 5V AC External Clock Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F _{OSCEXT}	Frequency	0.093	-	24.6	MHz	
_	High Period	20.6	-	5300	ns	
-	Low Period	20.6	-	-	ns	
-	Power Up IMO to Switch	150	-	-	μs	

Table 3-33. 3.3V AC External Clock Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F _{OSCEXT}	Frequency with CPU Clock divide by 1 ^a	0.093	-	12.3	MHz	
F _{OSCEXT}	Frequency with CPU Clock divide by 2 or greater ^b	0.186	-	24.6	MHz	
_	High Period with CPU Clock divide by 1	41.7	-	5300	ns	
_	Low Period with CPU Clock divide by 1	41.7	-	_	ns	
_	Power Up IMO to Switch	150	-	_	μs	

a. Maximum CPU frequency is 12 MHz at 3.3V. With the CPU clock divider set to 1, the external clock must adhere to the maximum frequency and duty cycle requirements.

b. If the frequency of the external clock is greater than 12 MHz, the CPU clock divider must be set to 2 or greater. In this case, the CPU clock divider will ensure that the fifty percent duty cycle requirement is met.

Table 3-34. 2.7V AC External Clock Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F _{OSCEXT}	Frequency with CPU Clock divide by 1 ^a	0.093	_	12.3	MHz	
F _{OSCEXT}	Frequency with CPU Clock divide by 2 or greater ^b	0.186	-	12.3	MHz	
-	High Period with CPU Clock divide by 1	41.7	_	5300	ns	
-	Low Period with CPU Clock divide by 1	41.7	_	_	ns	
-	Power Up IMO to Switch	150	_	_	μs	

a. Maximum CPU frequency is 12 MHz at 3.3V. With the CPU clock divider set to 1, the external clock must adhere to the maximum frequency and duty cycle requirements.

3.4.7 AC Programming Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C \leq T_A \leq 85°C, 3.0V to 3.6V and -40°C \leq T_A \leq 85°C, or 2.4V to 3.0V and -40°C \leq T_A \leq 85°C, respectively. Typical parameters apply to 5V, 3.3V, and 2.7V at 25°C and are for design guidance only.

Table 3-35. AC Programming Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
T _{RSCLK}	Rise Time of SCLK	1	-	20	ns	
T _{FSCLK}	Fall Time of SCLK	1	-	20	ns	
T _{SSCLK}	Data Set up Time to Falling Edge of SCLK	40	-	_	ns	
T _{HSCLK}	Data Hold Time from Falling Edge of SCLK	40	_	_	ns	
F _{SCLK}	Frequency of SCLK	0	_	8	MHz	
T _{ERASEB}	Flash Erase Time (Block)	_	20	_	ms	
T _{WRITE}	Flash Block Write Time	_	20	_	ms	
T _{DSCLK}	Data Out Delay from Falling Edge of SCLK	_	-	45	ns	Vdd > 3.6
T _{DSCLK3}	Data Out Delay from Falling Edge of SCLK	_	-	50	ns	3.0 ≤ Vdd ≤ 3.6
T _{DSCLK2}	Data Out Delay from Falling Edge of SCLK	_	-	70	ns	2.4 ≤ Vdd ≤ 3.0

b. If the frequency of the external clock is greater than 12 MHz, the CPU clock divider must be set to 2 or greater. In this case, the CPU clock divider will ensure that the fifty percent duty cycle requirement is met.

3.4.8 AC I²C Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C \leq T_A \leq 85°C, 3.0V to 3.6V and -40°C \leq T_A \leq 85°C, or 2.4V to 3.0V and -40°C \leq T_A \leq 85°C, respectively. Typical parameters apply to 5V, 3.3V, and 2.7V at 25°C and are for design guidance only.

Table 3-36. AC Characteristics of the I²C SDA and SCL Pins for Vdd > 3.0V

		Standa	Standard Mode		Mode		
Symbol	Description	Min	Max	Min	Max	Units	Notes
F _{SCLI2C}	SCL Clock Frequency	0	100	0	400	kHz	
T _{HDSTAI2C}	Hold Time (repeated) START Condition. After this period, the first clock pulse is generated.	4.0	_	0.6	-	μs	
T _{LOWI2C}	LOW Period of the SCL Clock	4.7	-	1.3	-	μs	
T _{HIGHI2C}	HIGH Period of the SCL Clock	4.0	-	0.6	-	μs	
T _{SUSTAI2C}	Set-up Time for a Repeated START Condition	4.7	-	0.6	-	μs	
T _{HDDATI2C}	Data Hold Time	0	-	0	-	μs	
T _{SUDATI2C}	Data Set-up Time	250	-	100 ^a	-	ns	
T _{SUSTOI2C}	Set-up Time for STOP Condition	4.0	-	0.6	-	μs	
T _{BUFI2C}	Bus Free Time Between a STOP and START Condition	4.7	-	1.3	-	μs	
T _{SPI2C}	Pulse Width of spikes are suppressed by the input filter.	_	_	0	50	ns	

a. A Fast-Mode I2C-bus device can be used in a Standard-Mode I2C-bus system, but the requirement t_{SU:DAT} ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line t_{rmax} + t_{SU:DAT} = 1000 + 250 = 1250 ns (according to the Standard-Mode I2C-bus specification) before the SCL line is released.

Table 3-37. AC Characteristics of the I²C SDA and SCL Pins for Vdd < 3.0V (Fast Mode Not Supported)

		Standard Mode		Fast	Mode		
Symbol	Description	Min	Max	Min	Max	Units	Notes
F _{SCLI2C}	SCL Clock Frequency	0	100	-	-	kHz	
T _{HDSTAI2C}	Hold Time (repeated) START Condition. After this period, the first clock pulse is generated.	4.0	-	_	_	μs	
T _{LOWI2C}	LOW Period of the SCL Clock	4.7	-	-	-	μs	
T _{HIGHI2C}	HIGH Period of the SCL Clock	4.0	-	-	_	μs	
T _{SUSTAI2C}	Set-up Time for a Repeated START Condition	4.7	-	-	_	μs	
T _{HDDATI2C}	Data Hold Time	0	-	-	_	μs	
T _{SUDATI2C}	Data Set-up Time	250	_	_	_	ns	
T _{SUSTOI2C}	Set-up Time for STOP Condition	4.0	_	_	_	μs	
T _{BUFI2C}	Bus Free Time Between a STOP and START Condition	4.7	-	-	_	μs	
T _{SPI2C}	Pulse Width of spikes are suppressed by the input filter.	_	-	-	_	ns	




Figure 3-9. Definition for Timing for Fast/Standard Mode on the I²C Bus

4. Packaging Information



This chapter illustrates the packaging specifications for the CY8C24x23A PSoC device, along with the thermal impedances for each package and the typical package capacitance on crystal pins.

Important Note Emulation tools may require a larger area on the target PCB than the chip's footprint. For a detailed description of the emulation tools' dimensions, refer to the document titled *PSoC Emulator Pod Dimensions* at http://www.cypress.com/support/link.cfm?mr=poddim.

4.1 Packaging Dimensions




Figure 4-1. 8-Lead (300-Mil) PDIP




Figure 4-2. 8-Lead (150-Mil) SOIC




Figure 4-3. 20-Lead (300-Mil) Molded DIP




Figure 4-4. 20-Lead (210-Mil) SSOP




Figure 4-5. 20-Lead (300-Mil) Molded SOIC




Figure 4-6. 28-Lead (300-Mil) Molded DIP




Figure 4-7. 28-Lead (210-Mil) SSOP




Figure 4-8. 28-Lead (300-Mil) Molded SOIC




Figure 4-9. 32-Lead (5x5 mm) MLF

4.2 Thermal Impedances

Table 4-1. Thermal Impedances per Package

Package	Typical $\theta_{JA}^{ *}$
8 PDIP	123 °C/W
8 SOIC	185 °C/W
20 PDIP	109 °C/W
20 SSOP	117 °C/W
20 SOIC	81 °C/W
28 PDIP	69 °C/W
28 SSOP	101 °C/W
28 SOIC	74 °C/W
32 MLF	22 °C/W

^{*} $T_J = T_A + POWER \times \theta_{JA}$

4.3 Capacitance on Crystal Pins

Table 4-2: Typical Package Capacitance on Crystal Pins

Package	Package Capacitance
8 PDIP	2.8 pF
8 SOIC	2.0 pF
20 PDIP	3.0 pF
20 SSOP	2.6 pF
20 SOIC	2.5 pF
28 PDIP	3.5 pF
28 SSOP	2.8 pF
28 SOIC	2.7 pF
32 MLF	2.0 pF

5. Ordering Information




The following table lists the CY8C24x23A PSoC device family's key package features and ordering codes.

Table 5-1. CY8C24x23A PSoC Device Key Features and Ordering Information

Package	Ordering Code	Flash (Kbytes)	RAM (Bytes)	Switch Mode Pump	Temperature Range	Digital Blocks (Rows of 4)	Analog Blocks (Columns of 3)	Digital IO Pins	Analog Inputs	Analog Outputs	XRES Pin
8 Pin (300 Mil) DIP	CY8C24123A-24PXI	4	256	No	-40C to +85C	4	6	6	4	2	No
8 Pin (150 Mil) SOIC	CY8C24123A-24SXI	4	256	Yes	-40C to +85C	4	6	6	4	2	No
8 Pin (150 Mil) SOIC (Tape and Reel)	CY8C24123A-24SXIT	4	256	Yes	-40C to +85C	4	6	6	4	2	No
20 Pin (300 Mil) DIP	CY8C24223A-24PXI	4	256	Yes	-40C to +85C	4	6	16	8	2	Yes
20 Pin (210 Mil) SSOP	CY8C24223A-24PVXI	4	256	Yes	-40C to +85C	4	6	16	8	2	Yes
20 Pin (210 Mil) SSOP (Tape and Reel)	CY8C24223A-24PVXIT	4	256	Yes	-40C to +85C	4	6	16	8	2	Yes
20 Pin (300 Mil) SOIC	CY8C24223A-24SXI	4	256	Yes	-40C to +85C	4	6	16	8	2	Yes
20 Pin (300 Mil) SOIC (Tape and Reel)	CY8C24223A-24SXIT	4	256	Yes	-40C to +85C	4	6	16	8	2	Yes
28 Pin (300 Mil) DIP	CY8C24423A-24PXI	4	256	Yes	-40C to +85C	4	6	24	10	2	Yes
28 Pin (210 Mil) SSOP	CY8C24423A-24PVXI	4	256	Yes	-40C to +85C	4	6	24	10	2	Yes
28 Pin (210 Mil) SSOP (Tape and Reel)	CY8C24423A-24PVXIT	4	256	Yes	-40C to +85C	4	6	24	10	2	Yes
28 Pin (300 Mil) SOIC	CY8C24423A-24SXI	4	256	Yes	-40C to +85C	4	6	24	10	2	Yes
28 Pin (300 Mil) SOIC (Tape and Reel)	CY8C24423A-24SXIT	4	256	Yes	-40C to +85C	4	6	24	10	2	Yes
32 Pin (5x5 mm) MLF	CY8C24423A-24LFXI	4	256	Yes	-40C to +85C	4	6	24	10	2	Yes

5.1 Ordering Code Definitions



6. Sales and Company Information



To obtain information about Cypress MicroSystems or PSoC sales and technical support, reference the following information or go to the section titled "Getting Started" on page 4 in this document.

Cypress MicroSystems

2700 162nd Street SW Building D Lynnwood, WA 98037

Phone: 800.669.0557 Facsimile: 425.787.4641

Web Sites: Company Information - http://www.cypress.com

Sales - http://www.cypress.com/aboutus/sales_locations.cfm

Technical Support - http://www.cypress.com/support/login.cfm

6.1 Revision History

Table 6-1. CY8C24x23A Data Sheet Revision History

Document Title: CY8C24123A, CY8C24223A, and CY8C24423A PSoC Mixed Signal Array Final Data Sheet							
Document Number: 38-12028							
Revision	ECN#	Issue Date	Origin of Change	Description of Change			
**	236409	See ECN	SFV	New silicon and new document – Preliminary Data Sheet.			
*A	247589	See ECN	SFV	Changed the title to read "Final" data sheet. Updated Electrical Specifications chapter.			
*B	261711	See ECN	HMT	Input all SFV memo changes. Updated Electrical Specifications chapter.			
Distribution: External/Public Posting			Posting: No	one			

6.2 Copyrights and Code Protection

Copyrights

© Cypress MicroSystems, Inc. 2004. All rights reserved. PSoC™, PSoC Designer™, and Programmable System-on-Chip™ are trademarks of Cypress MicroSystems, Inc. All other trademarks or registered trademarks referenced herein are property of the respective corporations.

The information contained herein is subject to change without notice. Cypress MicroSystems assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress MicroSystems product. Nor does it convey or imply any license under patent or other rights. Cypress MicroSystems does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress MicroSystems products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress MicroSystems against all charges. Cypress MicroSystems products are not warranted nor intended to be used for medical, life-support, life-saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress MicroSystems.

Flash Code Protection

Note the following details of the Flash code protection features on Cypress MicroSystems devices.

Cypress MicroSystems products meet the specifications contained in their particular Cypress MicroSystems Data Sheets. Cypress MicroSystems believes that its family of products is one of the most secure families of its kind on the market today, regardless of how they are used. There may be methods, unknown to Cypress MicroSystems, that can breach the code protection features. Any of these methods, to our knowledge, would be dishonest and possibly illegal. Neither Cypress MicroSystems nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Cypress MicroSystems is willing to work with the customer who is concerned about the integrity of their code. Code protection is constantly evolving. We at Cypress MicroSystems are committed to continuously improving the code protection features of our products.