



Integrated Device Technology, Inc.

# SELF-TIMED BiCMOS ECL STATIC RAM 64K (16K x 4-BIT) STRAM

**PRELIMINARY**  
IDT10496LL  
IDT100496LL  
IDT101496LL

## FEATURES:

- 16,384-words x 4-bit organization
- Self-Timed Write, with latches on inputs and latches on outputs
- Balanced Read/Write cycle time: 13/15ns
- Access time: 10/12 ns (max.)
- Fully compatible with ECL logic levels
- Through-hole DIP and surface-mount packages

## DESCRIPTION:


The IDT10496LL, IDT100496LL and IDT101496LL are 65,536-bit high-speed BiCEMOSTM ECL static random access memories organized as 16K x 4, with inputs and outputs fully compatible with ECL levels. Clocked level-sensitive

latches on inputs and outputs, and the self-timed write operation, provide enhanced system performance over conventional RAMs, providing easier design and improved system level cycle times.

Inputs can flow into the device and then are latched by the leading edge of an externally supplied differential clock. The small input valid window required means more margin for system skews. Logic-to-memory propagation delay is included in device cycle time calculation, allowing this device to deliver better system performance than asynchronous SRAMs and glue logic.

Write timing is controlled internally based on the clock. Write Enable has no special requirements. The device allows balanced read and write cycle times, and reads and writes can be inserted in any order.

## FUNCTIONAL BLOCK DIAGRAM



BiCEMOSTM is a trademark of Integrated Device Technology, Inc.

2788 drw 01

COMMERCIAL TEMPERATURE RANGE

SEPTEMBER 1990



© 1990 Integrated Device Technology, Inc.

5.5 - j


D5C-8003/2

1

**PIN CONFIGURATION**



**400-Mil-Wide  
CERAMIC PACKAGE  
C32**




**300-Mil-Wide  
PLASTIC SOJ PACKAGE  
Y32**

**PIN DESCRIPTION**

Symbol	Pin Name
A0 through A13	Address Inputs
D0 through D3	Data Inputs
Q0 through Q3	Data Outputs
$\overline{WE}$	Write Enable Input
$\overline{CS}$	Chip Select Input (Internal pull down)
CLK, $\overline{CLK}$	Differential Clock Inputs
VBB	Reference Voltage Output ( $\approx 1.32V$ )
VEE	More Negative Supply Voltage
Vcc	Less Negative Supply Voltage
NC	No Connect - not internally bonded

2788 tbl 01

**LOGIC SYMBOL**



**AC OPERATING RANGES<sup>(1)</sup>**

I/O	VEE	Temperature
10K	-5.2V $\pm 5\%$	0 TO 75°C, air flow exceeding 2 m/sec
100K	-4.5V $\pm 5\%$	0 TO 85°C, air flow exceeding 2 m/sec
101K	-4.75V to -5.46V	0 TO 75°C, air flow exceeding 2 m/sec

2788 tbl 02

**NOTE:**

1. Referenced to Vcc

**CAPACITANCE (TA=+25°C, f=1.0MHz)**

Symbol	Parameter	DIP		SOJ		Unit
		Typ.	Max.	Typ.	Max.	
C <sub>INCLK</sub>	Input Capacitance CLK/CLK	6	-	3	-	pF
C <sub>IN</sub>	Input Capacitance except CLK/CLK	4	-	3	-	pF
C <sub>OUT</sub>	Output Capacitance	6	-	3	-	pF

2788 tbl 03

**TRUTH TABLE<sup>(1)</sup>**

CS	WE	CLK	Dataout <sup>(2)</sup>	Function
H	X	↑	L	Deselected
L	H	↑	RAM Data	Read
L	L	↑	WRITE Data	Write

**NOTES:**

1. H=High, L=Low, X=Don't Care
2. DATAout changes when CLK returns high.

2788 tbl 04

**ECL-10K ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>**

Symbol	Rating	Value	Unit
VTERM	Terminal Voltage With Respect to GND	+0.5 to -7.0	V
TA	Operating Temperature	0 to +75	°C
TBIAS	Temperature Under Bias	-55 to +125	°C
TSTG	Storage Temperature	Ceramic Plastic -65 to +150 -55 to +125	°C
PT	Power Dissipation	2.0	W
IOUT	DC Output Current (Output High)	-50	mA

NOTE: 2788 tbl 05

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**ECL-10K DC ELECTRICAL CHARACTERISTICS**

(V<sub>EE</sub> = -5.2V, R<sub>L</sub> = 50Ω to -2.0V, T<sub>A</sub> = 0 to +75°C for DIP, air flow exceeding 2 m/sec)

Symbol	Parameter	Test Conditions	Min. (B)	Typ. <sup>(1)</sup>	Max. (A)	Unit	T <sub>A</sub>
V <sub>OH</sub>	Output HIGH Voltage	V <sub>IN</sub> = V <sub>IHA</sub> or V <sub>ILB</sub>	-1000 -960 -900	-885	-840 -810 -720	mV	0°C 25°C 75°C
V <sub>OL</sub>	Output LOW Voltage	V <sub>IN</sub> = V <sub>IHA</sub> or V <sub>ILB</sub>	-1870 -1850 -1830	-	-1665 -1650 -1625	mV	0°C 25°C 75°C
V <sub>OHc</sub>	Output Threshold HIGH Voltage	V <sub>IN</sub> = V <sub>IHB</sub> or V <sub>ILA</sub>	-1020 -980 -920	-	-	mV	0°C 25°C 75°C
V <sub>OLc</sub>	Output Threshold LOW Voltage	V <sub>IN</sub> = V <sub>IHB</sub> or V <sub>ILA</sub>	-	-	-1645 -1630 -1605	mV	0°C 25°C 75°C
V <sub>IH</sub>	Input HIGH Voltage	Guaranteed Input Voltage High for All Inputs <sup>(2)</sup>	-1145 -1105 -1045	-	-840 -810 -720	mV	0°C 25°C 75°C
V <sub>IL</sub>	Input LOW Voltage	Guaranteed Input Voltage Low for All Inputs <sup>(2)</sup>	-1870 -1850 -1830	-	-1490 -1475 -1450	mV	0°C 25°C 75°C
I <sub>IH</sub>	Input HIGH Current	V <sub>IN</sub> = V <sub>IHA</sub>					
		CS	-	-	220	μA	-
		Others	-	-	110	μA	-
I <sub>IL</sub>	Input LOW Current	V <sub>IN</sub> = V <sub>ILB</sub>					
		CS	0.5	-	170	μA	-
		Others	-50	-	90	μA	-
I <sub>EE</sub>	Supply Current	All Inputs and Outputs Open <sup>(2)</sup>	-260	-200	-	mA	-

NOTES:

- Typical parameters are specified at V<sub>EE</sub> = -5.2V, T<sub>A</sub> = +25°C and maximum loading.
- Except CLK and  $\overline{\text{CLK}}$ , one of which is tied low and one is tied high.

2788 tbl 05

5

**ECL-100K ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>**

Symbol	Rating	Value	Unit
VTERM	Terminal Voltage With Respect to GND	+0.5 to -7.0	V
TA	Operating Temperature	0 to +85	°C
TBIAS	Temperature Under Bias	-55 to +125	°C
TSTG	Storage Temperature	Ceramic	-65 to +150
		Plastic	-55 to +125
PT	Power Dissipation	2.0	W
IOUT	DC Output Current (Output High)	-50	mA

2768 tbl 07

**NOTE:**

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**ECL-100K DC ELECTRICAL CHARACTERISTICS**

(V<sub>EE</sub> = -4.5V, R<sub>L</sub> = 50Ω to -2.0V, T<sub>A</sub> = 0 to +85°C, air flow exceeding 2 m/sec)

Symbol	Parameter	Test Conditions	Min. (B)	Typ. <sup>(1)</sup>	Max. (A)	Unit
VOH	Output HIGH Voltage	V <sub>IN</sub> = V <sub>IHA</sub> or V <sub>ILB</sub>	-1025	-955	-880	mV
VOL	Output LOW Voltage	V <sub>IN</sub> = V <sub>IHA</sub> or V <sub>ILB</sub>	-1810	-1715	-1620	mV
VOHC	Output Threshold HIGH Voltage	V <sub>IN</sub> = V <sub>IHB</sub> or V <sub>ILA</sub>	-1035	-	-	mV
VOLC	Output Threshold LOW Voltage	V <sub>IN</sub> = V <sub>IHB</sub> or V <sub>ILA</sub>	-	-	-1610	mV
V <sub>IH</sub>	Input HIGH Voltage	Guaranteed Input Voltage High for All Inputs <sup>(2)</sup>	-1165	-	-880	mV
V <sub>IL</sub>	Input LOW Voltage	Guaranteed Input Voltage Low for All Inputs <sup>(2)</sup>	-1810	-	-1475	mV
I <sub>IH</sub>	Input HIGH Current	V <sub>IN</sub> = V <sub>IHA</sub>	-	-	220	μA
		Others	-	-	110	
I <sub>IL</sub>	Input LOW Current	V <sub>IN</sub> = V <sub>ILB</sub>	0.5	-	170	μA
		Others	-50	-	90	
IEE	Supply Current	All Inputs and Outputs Open <sup>(2)</sup>	-240	-180	-	mA

2768 tbl 08

**NOTES:**

- Typical parameters are specified at V<sub>EE</sub> = -4.5V, T<sub>A</sub> = +25°C and maximum loading.
- Except CLK and  $\overline{\text{CLK}}$ , one of which is tied low and one is tied high.

**ECL-101K ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>**

Symbol	Rating	Value	Unit
VTERM	Terminal Voltage With Respect to GND	+0.5 to -7.0	V
TA	Operating Temperature	- 0 to +75	°C
TBIAS	Temperature Under Bias	-55 to +125	°C
TSTG	Storage Temperature	Ceramic Plastic -65 to +150 -55 to +125	°C
PT	Power Dissipation	2.0	W
IOUT	DC Output Current (Output High)	-50	mA

**NOTE:** 2788 (d) 09  
 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**ECL-101K DC ELECTRICAL CHARACTERISTICS**


(V<sub>EE</sub> = -5.2V, R<sub>L</sub>=50Ω to -2.0V, T<sub>A</sub> = 0 to +75°C, air flow exceeding 2 m/sec)

Symbol	Parameter	Test Conditions	Min. (B)	Typ. <sup>(1)</sup>	Max. (A)	Unit
VOH	Output HIGH Voltage	V <sub>IN</sub> = V <sub>IHA</sub> or V <sub>ILB</sub>	-1025	-955	-880	mV
VOL	Output LOW Voltage	V <sub>IN</sub> = V <sub>IHA</sub> or V <sub>ILB</sub>	-1810	-1715	-1620	mV
VOHC	Output Threshold HIGH Voltage	V <sub>IN</sub> = V <sub>IHB</sub> or V <sub>ILA</sub>	-1035	-	-	mV
VOLC	Output Threshold LOW Voltage	V <sub>IN</sub> = V <sub>IHB</sub> or V <sub>ILA</sub>	-	-	-1610	mV
V <sub>IH</sub>	Input HIGH Voltage	Guaranteed Input Voltage High for All Inputs <sup>(2)</sup>	-1165	-	-880	mV
V <sub>IL</sub>	Input LOW Voltage	Guaranteed Input Voltage Low for All Inputs <sup>(2)</sup>	-1810	-	-1475	mV
I <sub>IH</sub>	Input HIGH Current	V <sub>IN</sub> = V <sub>IHA</sub>				
		$\overline{CS}$	-	-	220	μA
		Others	-	-	110	
I <sub>IL</sub>	Input LOW Current	V <sub>IN</sub> = V <sub>ILB</sub>				
		$\overline{CS}$	0.5	-	170	μA
		Others	-50	-	90	
I <sub>EE</sub>	Supply Current	All Inputs and Outputs Open <sup>(2)</sup>	-260	-200	-	mA

**NOTES:** 2788 (d) 10  
 1. Typical parameters are specified at V<sub>EE</sub> = -5.2V, T<sub>A</sub> = +25°C and maximum loading.  
 2. Except CLK and  $\overline{CLK}$ , one of which is tied low and one is tied high.


5

**LOAD CONDITION**



2768 drw 06

**INPUT PULSE**



Note: All timing measurements are referenced to 50% input levels.

2768 drw 07

**RISE/FALL TIME**

Symbol	Parameter	Test Condition	Min.	Typ.	Max.	Unit
tR	Output Rise Time	-	-	2	-	ns
tF	Output Fall Time	-	-	2	-	ns

2770 btl 11

**FUNCTIONAL DESCRIPTION**


The IDT10496LL, IDT100496LL, and IDT101496LL Self-Timed BiCMOS ECL static RAMs (STRAM) provide high speed with low power dissipation typical of BiCMOS ECL. On-chip logic additionally helps improve system performance. The ECL-101K meets electrical specifications that combine the ECL-100K temperature and voltage compensated output levels with the high-speed of ECL-10K VEE compatibility (-5.2V).

As can be seen in the Functional Block Diagram on the title page, this device contains level-sensitive latches to sample and hold addresses, input data, and control status, and hold output data. Inputs are transparent while the clock (CLK) input is low (and  $\overline{\text{CLK}}$  is high), and then hold their contents when the

clock returns high. In the case of a write cycle, the memory cell is written during the clock-high time, and write data conducted to the outputs. Because the output latches are controlled by an inversion of the clock, output data flows out the output latch while clock is high and then is held into the next cycle during clock low.

The Latch-Latch architecture is most useful when read access data is needed within the same cycle that addresses settle. The input latch, when transparent, allows the access to begin as soon as addresses settle, allowing data to be ready somewhat sooner in the cycle than would be possible with a clocked-register implementation.

**FUNCTIONAL DESCRIPTION TIMING EXAMPLE**



2768 drw 08

### READ TIMING

In a typical read cycle, the read address flows into the device while clock is low, as at ① below. Read access begins when the last address has settled. When clock returns high, the inputs are held so that addresses can begin to change for the next cycle.

Clock high also opens the output latches, so the read data for the read address clocked in at ① is gated through the output latch to the output pins. There is a short delay from rising clock to output ready, called tDR (see Read Cycle Timing). If the clock-low time (tWL) is shorter than the inherent access-time of the cell, output is guaranteed valid after the specified tAA. But if tWL is longer than the cell access-time, output data will be valid tDR after clock goes high. Thus, the time it takes from address valid to data ready for any given address is

$$tAA = tAA \text{ or } (tSA + tDR),$$

whichever is larger. A permutation of this equation holds for each read and write access modes.

Because addresses and control lines (Write Enable and Chip Select) all must be stable for access to commence, there are two other read access modes, described as follows.

If addresses and controls are all stable before input latches are opened by clock going low, as at ② below, access begins on the low-going edge of clock. Data is available tACLK later, provided the output latch is opened by clock returning high.

If address and Write Enable are valid after clock-low, but Chip Select is last to go low, as at ③ below, data is available tACS after the low-going edge of Chip Select.

The output latch takes some time to change state for the next cycle, but this time is very short. Therefore, data hold time from clock high (tDH) is specified as zero minimum hold time.

### DESELECT TIMING

Because the outputs are latched, they will continue to drive the output pins until a disable state is clocked through the device. The deselected state is achieved by de-asserting chip select ( $\overline{CS}$  high) before clock returns high. This case occurs at ④ below. Outputs then attain the disable state (low) tDR later. Status of other inputs do not effect the disabling of the device when chip select is de-asserted with the proper relation to clock.

### WRITE TIMING

Write cycles are identical to read cycles, except that write enable and write data need also be supplied, with the appropriate setup and hold timing. The device has on-chip timing that handles all aspects of writing data into the addressed RAM cell without the need for external write-pulse generation. The timing logic uses the clock-high time as the write pulse, and thus determines the minimum clock-high time, tWH.

In addition to writing to the RAM cell, the write data is fed to the output register by a multiplexer, so that write data is available on the output pins after an access time. Thus the input data supplied at ⑤ is available on the output tADI after the input data has settled, while the input data supplied at ⑥ is available tAW after Write Enable is asserted low. This function is sometimes called "Transparent Write," and is useful for write-through cache applications.

There are no restrictions on the order of read cycles and write cycles.

**AC ELECTRICAL CHARACTERISTICS (Over the AC Operating Range)**


Symbol	Parameter <sup>(1)</sup>	Test Condition	10496LL13 100496LL13 101496LL13		10496LL15 100496LL15 101496LL15		Unit
			Min.	Max.	Min.	Max.	
<b>Read Cycle</b>							
t <sub>CYC</sub>	Cycle Time	-	13	-	15	-	ns
t <sub>AA</sub> <sup>(2)</sup>	Address Access Time	-	-	10	-	12	ns
t <sub>ACS</sub> <sup>(3)</sup>	Chip Select Access Time	-	-	5	-	5	ns
t <sub>ACLK</sub> <sup>(4)</sup>	Access Time from Clock Low	-	-	10	-	12	ns
t <sub>WL</sub>	Clock Low Pulse Width	-	3	-	3	-	ns
t <sub>WH</sub>	Clock High Pulse Width	-	10	-	12	-	ns
t <sub>SCS</sub>	Setup Time for Chip Select	-	1	-	1	-	ns
t <sub>SA</sub>	Setup Time for Address	-	1	-	1	-	ns
t <sub>HCS</sub>	Hold Time for Chip Select	-	2	-	2	-	ns
t <sub>HA</sub>	Hold Time for Address	-	2	-	2	-	ns
t <sub>DH</sub>	Data Hold from Clock Low	-	0	-	0	-	ns
t <sub>DR</sub> <sup>(5)</sup>	Data Ready from Clock Low	-	0	4	0	4	ns

2768 b1 12


**NOTES:**

1. Input and Output reference level is 50% point of waveform.
2. Read Cycle is gated by Address when t<sub>SA</sub> < t<sub>WL</sub> so that the access begins at the setting of Address. Access time is the larger of t<sub>AA</sub> or t<sub>SA</sub> + t<sub>DR</sub>.
3. Read Cycle is gated by Chip Select when t<sub>SCS</sub> < t<sub>WL</sub> so that access begins at the falling edge of Chip Select. Access time is the larger of t<sub>ACS</sub> or t<sub>SCS</sub> + t<sub>DR</sub>.
4. Read Cycle is gated by Clock when t<sub>SA</sub> > t<sub>WL</sub> so that access begins at the falling edge of Clock. Access time is the larger of t<sub>ACLK</sub> or t<sub>WL</sub> + t<sub>DR</sub>.
5. t<sub>DR</sub>(max) is specified when all other gating conditions have been satisfied, specifically, for READ cycle: when t<sub>SA</sub> > t<sub>AA</sub>(max) - t<sub>DR</sub>(max) and t<sub>SCS</sub> > t<sub>ACS</sub>(max) - t<sub>DR</sub>(max) and t<sub>WL</sub> > t<sub>ACLK</sub>(max) - t<sub>DR</sub>(max); for WRITE cycle: when t<sub>SD</sub> > t<sub>ADI</sub>(max) - t<sub>DR</sub>(max) and t<sub>SWE</sub> > t<sub>AW</sub>(max) - t<sub>DR</sub>(max).


**READ CYCLE GATED BY ADDRESS (Assumes Chip Select and Clock stable before Address)**



**READ CYCLE GATED BY CHIP SELECT (Assumes Address and Clock stable before Chip Select)**



**READ CYCLE GATED BY CLOCK (Assumes Address and Chip Select stable before Clock Low)**



2768 drw 09



**AC ELECTRICAL CHARACTERISTICS** (Over the AC Operating Range)


Symbol	Parameter <sup>(1)</sup>	Test Condition	10496LL13 100496LL13 101496LL13		10496LL15 100496LL15 101496LL15		Unit
			Min.	Max.	Min.	Max.	
<b>Write Cycle<sup>(2)</sup></b>							
t <sub>AW</sub> <sup>(3)</sup>	Write Enable Low to Data Valid	—	—	5	—	5	ns
t <sub>AD</sub> <sup>(4)</sup>	Data In Valid to Data Out Valid	—	—	5	—	5	ns
t <sub>SWE</sub>	Setup Time for Write Enable	—	1	—	1	—	ns
t <sub>SD</sub>	Setup Time for Data In	—	1	—	1	—	ns
t <sub>HWE</sub>	Hold Time for Write Enable	—	2	—	2	—	ns
t <sub>HD</sub>	Hold Time for Data In	—	2	—	2	—	ns

**NOTES:**

1. Input and Output reference level is 50% point of waveform.
2. All Setup, Hold, and Access timing are the same as the Read Cycle with the addition of above requirements. Write Data appears on output pins after rising edge of clock.
3. Access time is the larger of t<sub>AW</sub> or t<sub>SWE</sub> + t<sub>DR</sub>.
4. Access time is the larger of t<sub>AD</sub> or t<sub>SD</sub> + t<sub>DR</sub>.

2768 of 13

**WRITE CYCLE**




2768 drw 10


5

### CLOCK INPUT


The clock input circuit has been designed to accommodate both single-ended and differential mode operation. Differential mode exhibits better common-mode noise rejection and is obtained by driving both true and complement clock lines with a differential driver, as shown in Figure (a). Single-ended operation is achieved as either falling-edge-active or rising-edge-active, as shown in Figures (b) and (c), respectively. VBB is designed to drive clock input only and is not intended to be used for any other purpose.



(a) Differential Mode



(b) Falling-Edge-Active Single-Ended Mode



(c) Rising-Edge-Active Single-Ended Mode

2788 drw 11

### ORDERING INFORMATION

IDT	XXX	X	XX	X	X	
Device Type	Architecture	Speed	Package	Process/Temp. Range		
					Blank	Commercial
					C	Sidebraze DIP
					Y	Small-outline J-bend
					13	Speed in Nanoseconds
					15	
					LL	Latched Inputs, Latched Outputs
					10496	64K (16K x 4-bit) BiCMOS ECL-10K Self-Timed Static RAM
					100496	64K (16K x 4-bit) BiCMOS ECL-100K Self-Timed Static RAM
					101496	64K (16K x 4-bit) BiCMOS ECL-101K Self-Timed Static RAM

2788 drw 12