

L29C520/521

4 x 8-bit Multilevel Pipeline Register

FEATURES

- ☐ Four 8-bit Registers
- ☐ Implements Double 2-Stage Pipeline or Single 4-Stage Pipeline
 Register
- ☐ Hold, Shift, and Load Instructions
- ☐ Separate Data In and Data Out Pins
- ☐ High-Speed, Low Power CMOS Technology
- ☐ Three-State Outputs
- D DESC SMD No. 5962-91762
- ☐ Available 100% Screened to MIL-STD-883, Class B
- ☐ Replaces IDT29FCT520/IDT29FCT521 and AMD Am29520/Am29521
- ☐ Package Styles Available:
 - 24-pin Plastic DIP
 - 24-pin Ceramic DIP
 - 28-pin Plastic LCC, J-Lead
 - 28-pin Ceramic LCC
 - 24-pin Ceramic Flatpack
 - 24-pin Plastic SSOP

DESCRIPTION

The L29C520 and L29C521 are pinfor-pin compatible with the IDT29FCT520/IDT29FCT521 and AMD Am29520/Am29521, implemented in low power CMOS.

The L29C520 and L29C521 contain four registers which can be configured as two independent, 2-level pipelines or as one 4-level pipeline.


The Instruction pins, I1-0, control the loading of the registers. For either device, the registers may be configured as a four-stage delay line, with data loaded into R1 and shifted sequentially through R2, R3, and R4. Also, for the L29C520, data may be loaded from the inputs into either R1 or R3 with only R2 or R4 shifting. The L29C521 differs from the L29C520 in that R2 and R4 remain unchanged during this type of data load, as shown in Tables 1 and 2. Finally, I1-0 may be set to prevent any register from changing.

The S1-0 select lines control a 4-to-1 multiplexer which routes the contents of any of the registers to the Y output pins. The independence of the I and S controls allows simultaneous write and read operations on different registers.

	TABLE 1. L29C520 Instruction Table							
1	k	Descrip	otion					
L	L	D→R1	R1→R2	R2→R3	R3→R4			
L	н	HOLD	HOLD	D→R3	R3→R4			
Ι	L	D→R1	R1→R2	HOLD	HOLD			
Ŧ	н	ALL RE	GISTERS	ON HOLE)			

_	TABLE 2. L29C521 Instruction Table							
11	lo	Descrip	otion					
L	L	D→R1	R1→R2	R2→R3	R3→R4			
L	н	HOLD	HOLD	D→R3	HOLD			
Н	L	D→R1	HOLD	HOLD	· HOLD			
н	н	ALL RE	GISTERS	ON HOLE	· _			

TABLE 3. OUTPUT SELECT						
S1	So	Register Selected				
L	٦	Register 4				
L	I	Register 3				
н	L	Register 2				
н	н	Register 1				



Pipeline Registers



4 x 8-bit Multilevel Pipeline Register

AXIMUM RATINGS Above which useful life may be impaired (Notes 1, 2, 3, 8)			
Storage temperature	65°C to +150°C		
Operating ambient temperature	–55°C to +125°C		
VCC supply voltage with respect to ground	0.5 V to +7.0 \		
Input signal with respect to ground	3.0 V to +7.0 V		
Signal applied to high impedance output	3.0 V to +7.0 \		
Output current into low outputs	25 mA		
Latchup current	> 400 mA		

OPERATING CONDITIONS To meet specified electrical and switching characteristics

Mode

Temperature Range (Ambient)

Supply Voltage 4.75 V ≤ **V**CC ≤ 5.25 V

Active Operation, Commercial

Active Operation, Military

0°C to +70°C -55°C to +125°C

4.50 V ≤ **V**CC ≤ 5.50 V

ELECTRA	ELECTRICAL CHARACTERISTICS Over Operating Conditions (Note 4)						
Symbol	Parameter	Test Condition	Min	Тур	Max	Unit	
V OH	Output High Voltage	Vcc = Min., Iон = -15.0 mA	2.4			٧	
V OL	Output Low Voltage	Vcc = Min., IoL = 24.0 mA			0.5	v	
V iH	Input High Voltage		2.0		V cc	٧	
V IL	Input Low Voltage	(Note 3)	0.0		0.8	٧	
lix	Input Current	Ground ≤ ViN ≤ VCC (Note 12)			±20	μΑ	
loz	Output Leakage Current	Ground ≤ V OUT ≤ V CC (Note 12)			±20	μА	
ICC1	Vcc Current, Dynamic	(Notes 5, 6)			30	mA	
ICC2	Vcc Current, Quiescent	(Note 7)			1.5	mA	




4 x 8-bit Multilevel Pipeline Register

SWITCHING CHARACTERISTICS

Сомме	COMMERCIAL OPERATING RANGE (0°C to +70°C) Notes 9, 10 (ns)							
			L29C520/521-					
		2	2	1	4			
Symbol	Parameter	Min	Max	Min	Max			
t PD	Clock to Output Delay		22		14			
tSEL	Select to Output Delay		20		13			
tpw	Clock Pulse Width	10		7				
tsı	Instruction Setup Time	10		5				
t HI	Instruction Hold Time	3		1				
tso	Data Setup Time	10		5				
tHD	Data Hold Time	3		1				
tENA	Three-State Output Enable Delay (Note 11)		21		15			
tois	Three-State Output Disable Delay (Note 11)		15		12			

		L29C520/521-					
		3	30	2	24	1	6
Symbol	Parameter	Min	Max	Min	Max	Min	Max
t PD	Clock to Output Delay		30		24		16
tsel	Select to Output Delay		30		22		15
t PW	Clock Pulse Width	15		10		8	
tsı	Instruction Setup Time	15		10		6	
tHI	Instruction Hold Time	5		3		2	
tsD	Data Setup Time	15		10		6	
t HD	Data Hold Time	5		3		2	
tena !	Three-State Output Enable Delay (Note 11)		25		22		16
tois	Three-State Output Disable Delay (Note 11)		20		16		13



Pipeline Registers

4 x 8-bit Multilevel Pipeline Register

NOTES

- 1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability.
- 2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.
- 3. This device provides hard clamping of transient undershoot and overshoot. Input levels below ground or above VCC will be clamped beginning at –0.6 V and VCC + 0.6 V. The device can withstand indefinite operation with inputs in the range of –0.5 V to +7.0 V. Device operation will not be adversely affected, however, input current levels will be well in excess of 100 mA.
- Actual test conditions may vary from those designated but operation is guaranteed as specified.
- 5. Supply current for a given application can be accurately approximated by:

 $\frac{NCV^2F}{4}$

where

N = total number of device outputs

C = capacitive load per output

V = supply voltage

F = clock frequency

- 6. Tested with all outputs changing every cycle and no load, at a 5 MHz clock rate.
- 7. Tested with all inputs within 0.1 V of VCC or Ground, no load.
- 8. These parameters are guaranteed but not 100% tested.


9. AC specifications are tested with input transition times less than 3 ns, output reference levels of 1.5 V (except tENA/tDIS test), and input levels of nominally 0 to 3.0 V. Output loading may be a resistive divider which provides for specified IOH and IOL at an output voltage of VOH min and VOL max respectively. Alternatively, a diode bridge with upper and lower current sources of IOH and IOL respectively, and a balancing voltage of 1.5 V may be used. Parasitic capacitance is 30 pF minimum, and may be distributed. For tENABLE and tDISABLE measurements, the load current is increased to 10 mA to reduce the RC delay component of the measurement.

This device has high-speed outputs capable of large instantaneous current pulses and fast turn-on/turn-off times. As a result, care must be exercised in the testing of this device. The following measures are recommended:


- a. A $0.1\,\mu F$ ceramic capacitor should be installed between VCC and Ground leads as close to the Device Under Test (DUT) as possible. Similar capacitors should be installed between device VCC and the tester common, and device ground and tester common.
- b. Ground and VCC supply planes must be brought directly to the DUT socket or contactor fingers.
- c. Input voltages should be adjusted to compensate for inductive ground and VCC noise to maintain required DUT input levels relative to the DUT ground pin.
- 10. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. Setup time, for example, is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from

the point of view of the device. Output delay, for example, is specified as a maximum since worst-case operation of any device always provides data within that time

- 11. Transition is measured ±200 mV from steady-state voltage with specified loading.
- 12. These parameters are only tested at the high temperature extreme, which is the worst case for leakage current.








			<u> </u>					
Speed	Plastic DIP (P2)	Ceramic DIP (C1)	Plastic J-Lead Chip Carrier (J4)	Ceramic Leadless Chip Carrier (K1)				
	0°C to +70°C — COMMERCIAL SCREENING							
22 ns	L29C520PC22	L29C520CC22	L29C520JC22	L29C520KC22				
14 ns	L29C520PC14	L29C520CC14	L29C520JC14	L29C520KC14				
	-55°С to +125°С — Сомм	FRCIAL SCREENING						
30 ns		L29C520CM30		L29C520KM30				
24 ns		L29C520CM24		L29C520KM24				
16 ns		L29C520CM16		L29C520KM16				
	-55°C to +125°C — MIL-S	TD-883 COMPLIANT						
30 ns		L29C520CMB30		L29C520KMB30				
24 ns		L29C520CMB24		L29C520KMB24				
16 ns		L29C520CMB16		L29C520KMB16				



24-pin		24-pin — 0.209" wide
10	24	1
Ceramic F)	Plastic SSOP (S1)
o°C to +70°C — COMMERCIAL	SCREENING	L29C520SC22
s		L29C520SC14
-55°C to +125°C COMMER	CIAL SCREENING	
-55°C to +125°C — MIL-ST	D-883 COMPLIANT	
s L29C520I		
s L29C5201		
s L29C5201		





								
Speed	Plastic DIP (P2)	Ceramic DIP (C1)	Plastic J-Lead Chip Carrier (J4)	Ceramic Leadless Chip Carrier (K1)				
	0°C to +70°C — COMMERCIAL SCREENING							
22 ns	L29C521PC22	L29C521CC22	L29C521JC22	L29C521KC22				
	-55°C to +125°C — Comm	EDCIAL SCREENING						
30 ns	00 0 10 1120 0 00 00	L29C521CM30		L29C521KM30				
24 ns		L29C521CM24		L29C521KM24				
	-55°C to +125°C MIL-S	TD-883 COMPLIANT						
30 ns		L29C521CMB30		L29C521KMB30				
24 ns		L29C521CMB24		L29C521KMB24				



L29	C521 — ORDERING INFORMATION	
	pin	
	10 1 VCC 11 22 23 5 So	
	Do 3 22 5 51 D1 4 21 70	
	D2 5 20 Y1 D3 6 19 Y2 D4 7 18 Y3	
	D5	
	D7	
ed	Ceramic Flatpack (M1)	
	to +70°C — COMMERCIAL SCREENING	
-55	°C to +125°C — Commercial Screening	
	O TIES O COMMENTORIE GOTTEETING	
	°C to +125°C — MIL-STD-883 COMPLIANT	
ns ns	L29C521MMB30 L29C521MMB24	