

Document No.	853-0666
ECN No.	99799
Date of Issue	June 14, 1990
Status	Product Specification
ECL Products	

# 10137

## Universal Counter

### Universal Decade Counter

#### FEATURES

- Typical propagation delay: 3.3ns
- Typical supply current ( $-I_{EE}$ ): 120mA

#### DESCRIPTION

The 10137 is a high-speed Synchronous Decade Counter that can count up, count down, preset, or stop count at frequencies exceeding 100MHz.

The operation mode of the counter is programmed by three control lines ( $S_0$ ,  $S_1$ , and  $\overline{C}_{IN}$ ) as can be seen in the Function Select Table.

In the preset mode (loading step), a clock pulse is needed for the information present on the data inputs ( $D_0$ ,  $D_1$ ,  $D_2$ , and  $D_3$ ) to be entered into the counter.  $\overline{C}_{OUT}$  goes Low on the terminal count.  $\overline{C}_{OUT}$  is partially decoded from  $Q_0$  and  $Q_1$  directly, so in the preset mode the condition of  $\overline{C}_{OUT}$  after the clock's positive excursion will depend on the condition for  $Q_0$  and/or  $Q_1$ .

The counter changes state only on the positive-going edge of the clock, so at any other time any other input may change without any result (except for  $\overline{C}_{OUT}$ ). The sequence for counting out of proper states is as shown in the state diagrams. This binary counter can be used in many applications, such as in computing for high-speed control processors and peripheral controllers.

Unused inputs must be tied Low to  $V_{IL}$  or  $V_{EE}$ .


#### ORDERING INFORMATION

DESCRIPTION	ORDER CODE
16-Pin Plastic DIP	10137N
16-Pin Ceramic DIP	10137F

#### PIN DESCRIPTION

PINS	DESCRIPTION
$D_0 - D_3$	Data Inputs
CP	Clock Input
$\overline{C}_{IN}$	Carry-in Input
$S_0, S_1$	Select Inputs
$\overline{C}_{OUT}$	Carry-out Output
$Q_0 - Q_3$	Data Outputs


#### PIN CONFIGURATION



# Universal Counter

10137

## LOGIC DIAGRAM



## FUNCTION SELECT TABLE

S <sub>0</sub>	S <sub>1</sub>	OPERATING MODE
L	L	Preset
L	H	Increment (count up)
H	L	Decrement (count down)
H	H	Hold (stop count)

H = High Voltage Level  
L = Low Voltage Level

## Universal Counter

10137

## SEQUENTIAL FUNCTION TABLE

INPUTS								OUTPUTS				
S <sub>0</sub>	S <sub>1</sub>	D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>	$\bar{C}_{IN}$	CP	Q <sub>0</sub>	Q <sub>1</sub>	Q <sub>2</sub>	Q <sub>3</sub>	$\bar{C}_{OUT}$
L	L	H	H	H	H	X	↑	H	H	H	L	H
L	H	X	X	X	X	L	↑	L	L	L	H	H
L	H	X	X	X	X	L	↑	H	L	L	H	L
L	H	X	X	X	X	L	↑	L	L	L	L	H
L	H	X	X	X	X	L	↑	H	L	L	L	H
L	H	X	X	X	X	H	L	H	L	L	L	H
L	H	X	X	X	X	H	↑	H	L	L	L	H
H	H	X	X	X	X	X	↑	H	L	L	L	H
L	L	H	H	L	L	X	↑	H	H	L	L	H
H	L	X	X	X	X	L	↑	L	H	L	L	H
H	L	X	X	X	X	L	↑	H	L	L	L	H
H	L	X	X	X	X	L	↑	L	L	L	L	L

## NOTE:

This function table shows logic states assuming inputs vary in the sequence shown from top to bottom.

H = High Voltage Level

L = Low Voltage Level

X = Don't Care

↑ = Low-to-High transition

## ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER	LIMITS	UNIT
V <sub>EE</sub>	Supply voltage	-8.0	V
V <sub>IN</sub>	Input voltage (V <sub>IN</sub> should never be more negative than V <sub>EE</sub> )	0 to V <sub>EE</sub>	V
I <sub>O</sub>	Output source current (continuous)	-50	mA
T <sub>S</sub>	Storage temperature range	-55 to +150	°C
T <sub>J</sub>	Maximum junction temperature	Ceramic Package	+165
		Plastic Package	+150

## NOTE:

Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted, these limits are specified over the operating ambient temperature range.

## Universal Counter

10137

## DC OPERATING CONDITIONS

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS			UNIT
			MIN.	NOM.	MAX.	
$V_{CC1}, V_{CC2}$	Circuit ground		0	0	0	V
$V_{EE}$	Supply voltage (negative)			-5.2		V
$V_{IH}$	High level input voltage	$T_A = -30^\circ\text{C}$			-890	mV
		$T_A = +25^\circ\text{C}$			-810	mV
		$T_A = +85^\circ\text{C}$			-700	mV
$V_{IHT}$	High level input threshold voltage	$T_A = -30^\circ\text{C}$	-1205			mV
		$T_A = +25^\circ\text{C}$	-1105			mV
		$T_A = +85^\circ\text{C}$	-1035			mV
$V_{ILT}$	Low level input threshold voltage	$T_A = -30^\circ\text{C}$			-1500	mV
		$T_A = +25^\circ\text{C}$			-1475	mV
		$T_A = +85^\circ\text{C}$			-1440	mV
$V_{IL}$	Low level input voltage	$T_A = -30^\circ\text{C}$	-1890			mV
		$T_A = +25^\circ\text{C}$	-1850			mV
		$T_A = +85^\circ\text{C}$	-1825			mV
$T_A$	Operating ambient temperature range		-30	+25	+85	$^\circ\text{C}$

## NOTE:

When operating at other than the specified  $V_{EE}$  voltage (-5.2V), the DC and AC Electrical Characteristics will vary slightly from specified values.

**DC ELECTRICAL CHARACTERISTICS**  $V_{CC1} = V_{CC2} = \text{ground}$ ,  $V_{EE} = -5.2\text{V} \pm 0.010\text{V}$ ,  $T_A = -30^\circ\text{C}$  to  $+85^\circ\text{C}$  output loading  $50\Omega$  to  $-2.0\text{V} \pm 0.010\text{V}$  unless otherwise specified<sup>1,3</sup>

SYMBOL	PARAMETER	TEST CONDITIONS <sup>2</sup>	LIMITS			UNIT
			MIN.	TYP.	MAX.	
$V_{OH}$	High level output voltage	$T_A = -30^\circ\text{C}$	-1060		-890	mV
		$T_A = +25^\circ\text{C}$	-960		-810	mV
		$T_A = +85^\circ\text{C}$	-890		-700	mV
$V_{OHT}$	High level output threshold voltage	$T_A = -30^\circ\text{C}$	-1080			mV
		$T_A = +25^\circ\text{C}$	-980			mV
		$T_A = +85^\circ\text{C}$	-910			mV
$V_{OLT}$	Low level output threshold voltage	$T_A = -30^\circ\text{C}$			-1655	mV
		$T_A = +25^\circ\text{C}$			-1630	mV
		$T_A = +85^\circ\text{C}$			-1595	mV

## Universal Counter

10137

## DC ELECTRICAL CHARACTERISTICS (Continued)

SYMBOL	PARAMETER		TEST CONDITIONS <sup>2</sup>		LIMITS			UNIT			
					MIN.	TYP.	MAX.				
V <sub>OL</sub>	Low level output voltage		T <sub>A</sub> = -30°C	For Q <sub>n</sub> outputs, apply V <sub>ILMIN</sub> to D <sub>n</sub> inputs and to CP, S <sub>0</sub> , and S <sub>1</sub> inputs. Raise CP from V <sub>ILMIN</sub> to V <sub>IHMAX</sub> and measure Q <sub>n</sub> outputs. For $\overline{C}_{OUT}$ , apply V <sub>ILMIN</sub> to CP, $\overline{C}_{IN}$ , S <sub>0</sub> , and S <sub>1</sub> inputs. After applying V <sub>IHMAX</sub> to D <sub>n</sub> inputs, change CP from V <sub>ILMIN</sub> to V <sub>IHMAX</sub> and measure $\overline{C}_{OUT}$ .	-1890		-1675	mV			
			T <sub>A</sub> = +25°C		-1850		-1650	mV			
			T <sub>A</sub> = +85°C		-1825		-1615	mV			
I <sub>IH</sub>	High level input current	D <sub>n</sub> inputs	T <sub>A</sub> = -30°C	Apply V <sub>IHMAX</sub> to each input, under test, one at a time, with V <sub>IHMAX</sub> applied to all other inputs.			350	μA			
			T <sub>A</sub> = +25°C				220	μA			
			T <sub>A</sub> = +85°C				220	μA			
		S <sub>0</sub> , $\overline{C}_{IN}$ inputs	T <sub>A</sub> = -30°C				390	μA			
			T <sub>A</sub> = +25°C				245	μA			
		S <sub>1</sub> input	T <sub>A</sub> = +85°C				245	μA			
			T <sub>A</sub> = -30°C				425	μA			
			T <sub>A</sub> = +25°C				265	μA			
		CP input	T <sub>A</sub> = +85°C				265	μA			
			T <sub>A</sub> = -30°C				460	μA			
		I <sub>IL</sub>	Low level input current		T <sub>A</sub> = -30°C	Apply V <sub>ILMIN</sub> to each input under test, one at a time, with V <sub>IHMAX</sub> applied to all other inputs.	0.5			μA	
					T <sub>A</sub> = +25°C		0.5			μA	
T <sub>A</sub> = +85°C	0.3							μA			
-I <sub>EE</sub>	V <sub>EE</sub> supply current		T <sub>A</sub> = -30°C				165	mA			
			T <sub>A</sub> = +25°C			120	150	mA			
			T <sub>A</sub> = +85°C				165	mA			
$\frac{\Delta V_{OH}}{\Delta V_{EE}}$	High level output voltage compensation		T <sub>A</sub> = +25°C			0.016		V/V			
$\frac{\Delta V_{OL}}{\Delta V_{EE}}$	Low level output voltage compensation					0.250		V/V			
$\frac{\Delta V_{BB}}{\Delta V_{EE}}$	Reference bias voltage compensation					0.148		V/V			

## NOTES:

- The specified limits represent the worst case values for the parameter. Since these worst case values normally occur at the supply voltage and temperature extremes, additional noise immunity can be achieved by decreasing the allowable operating condition ranges.
- Conditions for testing shown in the tables are not necessarily worst case. For worst case testing guidelines, refer to DC Testing, Chapter 1, Section 3.
- The specified limits shown in the DC Electrical Characteristics table can be met only after thermal equilibrium has been established. Thermal equilibrium is established by applying power for at least 2 minutes, while maintaining transverse airflow of 2.5 meters/sec (500 linear feet/min) over the device, mounted either in a test socket or on a printed circuit board. Test voltage values are given in the DC Operating Conditions table.

# Universal Counter

10137



## AC ELECTRICAL CHARACTERISTICS $V_{CC1} = V_{CC2} = \text{ground}, V_{EE} = -5.2V \pm 0.010V$

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS						UNIT	
			$T_A = -30^\circ\text{C}$		$T_A = +25^\circ\text{C}$			$T_A = +85^\circ\text{C}$		
			MIN.	MAX.	MIN.	TYP.	MAX.	MIN.		MAX.
$f_{MAX}$	Maximum clock frequency	Waveform 1	125		125	150		125		MHz
$t_{PLH}$ $t_{PHL}$	Propagation delay CP to $Q_n$		1.70	4.80	1.70	3.30	4.50	1.70	5.00	ns
$t_{PLH}$ $t_{PHL}$	Propagation delay CP to $\bar{C}_{OUT}$		2.00	10.90	2.50	7.00	10.50	2.50	11.50	ns
$t_{PLH}$ $t_{PHL}$	Propagation delay $\bar{C}_{IN}$ to $\bar{C}_{OUT}$		1.60	7.40	1.60	5.00	6.90	1.90	7.50	ns
$t_s$	Setup time $D_n$ to CP	Waveform 2	3.50		3.50			3.50		ns
$t_h$	Hold time CP to $D_n$		0.00		0.00			0.00		ns
$t_s$	Setup time $S_n$ to CP		7.50		7.50			7.50		ns
$t_h$	Hold time CP to $S_n$			-1.00				-1.00		ns
$t_s$	Setup time $\bar{C}_{IN}$ to CP	Waveform 3	4.50		3.70			4.50		ns
$t_h$	Hold time CP to $\bar{C}_{IN}$		-1.00		-1.00			-1.00		ns
$t_s$	Setup time CP to $\bar{C}_{IN}$		-1.00		-1.00			-1.00		ns
$t_h$	Hold time $\bar{C}_{IN}$ to CP		4.00		3.10			4.00		ns
$t_{TLH}$ $t_{THL}$	Transition time 20% to 80%, 80% to 20%	Waveform 1	0.90	3.30	1.10	2.00	3.30	1.10	3.50	ns
			0.90	3.30	1.10	2.00	3.30	1.10	3.50	ns

**NOTE:**


For AC test setup information, see AC Testing, Chapter 2, Section 3.

### AC WAVEFORMS



## Universal Counter

10137

**NOTES:**

- (a) is the minimum time to wait to clock the counter after it is enabled.
  - (b) is the minimum time that the counter may be clocked before it is disabled.
  - (c) is the minimum time that a clock pulse may be applied with no effect on the state of the counter before it is enabled.
  - (d) is the minimum time to wait before a clock pulse may be applied with no effect on the state of the counter after it is disabled.
- (b) and (c) may be negative numbers.

Waveform 3. Setup and Hold Times for  $\bar{C}_{IN}$  to CP