



DESCRIPTION

The WM8170 is a 10-bit analogue front end/digitiser IC, which processes and digitises the analogue output signals from area array CCD sensors at pixel sample rates of up to 21MSPS.

The device contains input blanking, correlated double sampling (CDS), programmable gain amplifier, black level clamp, on-board voltage reference and a 10-bit, 21MSPS ADC. Two auxiliary 8 bit DACs are provided which may be used for bias voltage control or camera functions such as auto-focus.

Fine black level adjustment is performed digitally after the ADC. This digital adjustment will follow DC shifts in the video input without introducing digital correction noise into the image.

The WM8170 is designed to interface to a wide range of area array CCDs and can operate at lower power for slower sample rates by setting the reference bias current via an external resistor connected to the ISET pin.

All signal timing within the device is derived from the CCD clock signals. The WM8170 is controlled via a configurable serial interface, which is compatible with all of Wolfson's imaging devices.

The user is able to control the device functions and monitor on-chip register settings via the easy-to-use digital management interface.


FEATURES

- 10-bit, 21MSPS ADC
- No missing codes guaranteed
- Correlated double sampling
- Programmable gain amplifier
- Black level clamp
- Input blanking
- Two auxiliary 8-bit DACs
- Power save mode
- Serial or parallel control bus
- Adjustable sample rate
- User selectable sampling on rising or falling edge of clocks
- Single 3.3V power supply (3V minimum)
- 48-pin TQFP package
- Standby mode $I_{CC} < 10\text{mA}$
- Power consumption typically 190mW at 12MHz, 270mW at 21MHz

APPLICATIONS


- Digital still cameras
- Digital camcorders
- PC cameras
- Progressive scan CCDs
- NTSC, PAL interline CCDs

BLOCK DIAGRAM



PIN CONFIGURATION

ORDERING INFORMATION



DEVICE	TEMP. RANGE	PACKAGE
XWM8170CFT/V	0 to 70°C	48-pin TQFP

ABSOLUTE MAXIMUM RATINGS

Absolute Maximum Ratings are stress ratings only. Permanent damage to the device may be caused by continuously operating at or beyond these limits. Device functional operating limits and guaranteed performance specifications are given under Electrical Characteristics at the test conditions specified



ESD Sensitive Device. This device is manufactured on a CMOS process. It is therefore generically susceptible to damage from excessive static voltages. Proper ESD precautions must be taken during handling and storage of this device.

As per JEDEC specifications A112-A and A113-A this product requires specific storage conditions prior to surface mount assembly and as such will be supplied in vacuum sealed moisture barrier bags.

CONDITION	MIN	MAX
Analogue supply voltages (AVDD1 to AVDD3)	AGND -0.3V	AGND +7V
Digital supply voltages (DVDD1 to DVDD4)	DGND -0.3V	DGND +7V
Clock supply voltage, CVDD	CGND -0.3V	CGND +7V
Digital inputs BLCENB, CLPENB, CLPSWB, PBLK, SHD, SHP pins	DGND -0.3V	DVDD2 +0.3V
Digital inputs PDB, NRESET, SCK/RNW, SEN/STB, PNS, SDI/DNA, OEB, DCLK, SDO pins	DGND -0.3V	DVDD3 +0.3V
Digital outputs, D0 to D9, PTDO	DGND -0.3V	DVDD4 +0.3V
Analogue inputs and analogue outputs	AGND -0.3V	AVDD +0.3V
Maximum difference between AGND, DGND and CGND	- 0.1V	+0.1V
Maximum difference between DVDD1, AVDD and CVDD	- 0.1V	+0.1V
Operating temperature range, T _A	0°C	+70°C
Storage temperature	-65°C	+150°C
Lead temperature (soldering, 10 seconds)		+260°C

- Note 1: AGND denotes the voltage on any analogue ground pin.
 DGND denotes the voltage on any digital ground pin.
 CGND denotes the voltage on the clock ground pin.
 For this device all GND pins should be star connected as close as possible to the device.
- Note 2: AVDD denotes the voltage on any AVDD pin.
 For this device all AVDD supplies should be connected together.

RECOMMENDED OPERATING CONDITIONS**SHD/SHP = 21MHz RISET=15kW**

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Supply voltage			2.97		3.63	V
Analogue supply current - active	I _{AACT}			68	80	mA
Digital supply current - active (Note 1)	I _{DACT}			8		mA
Clock supply current - active	I _{CACT}			6	10	mA
Supply current - standby (Total)	I _{SDBY}	SHD/SHP = 0MHz			10	μA

SHD/SHP = 12MHz RISET=22kW

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Supply voltage			2.97		3.63	V
Analogue supply current - active	I _{AACT}			50		mA
Digital supply current - active (Note 1)	I _{DACT}			4		mA
Clock supply current - active	I _{CACT}			4		mA
Supply current – standby (Total)	I _{SDBY}	SHD/SHP = 0MHz			10	μA

Note 1: Digital supply current - active includes DVDD4 current, which is dependent on the D[9:0] capacitive load.

PIN DESCRIPTION

PIN NO	NAME	TYPE	DESCRIPTION
1	D5	Digital IO	Data output 5/parallel data IO3
2	DGND2	Supply	Digital ground for D0 to D9, PTDO pins
3	DVDD4	Supply	Digital supply for D0 to D9, PTDO pins
4	D6	Digital IO	Data output 6/parallel data IO4
5	D7	Digital IO	Data output 7/parallel data IO5
6	D8	Digital IO	Data output 8/parallel data IO6
7	D9	Digital IO	Data output 9 (MSB)/parallel data IO7
8	PTDO	Digital output	Programmable threshold detect output
9	AGND1	Supply	Analogue ground and device substrate
10	AVDD1	Supply	Analogue supply for ADC
11	AVDD3	Supply	Analogue supply for references, bias voltage
12	VCLP	Analogue output	Reset level clamping voltage output
13	ISET	Analogue output	External resistor for bias current control
14	VRT	Analogue output	Upper ADC reference voltage output
15	VRB	Analogue output	Lower ADC reference voltage output
16	VMID	Analogue output	Midrail reference voltage output
17	AGND2	Supply	Analogue ground and device substrate
18	DIN	Analogue input	Video data input
19	PIN	Analogue input	Video preset input
20	AVDD2	Supply	Analogue supply for S/H, PGA, analogue DC correction loop and auxiliary DACs
21	SHD	Digital input	Sample and Hold data control
22	SHP	Digital input	Sample and Hold preset control
23	DVDD2	Supply	Digital supply BLCENB, CLPENB, CLPSWB, PBLK, SHD, SHP pins
24	CLPENB	Digital input	Reset level clamp enable input, active low
25	CLPSWB	Digital input	Reset level clamp enable switch, active low
26	PBLK/HD	Digital input	Input blocking control, active low/Horizontal drive timing signal input
27	BLCENB	Digital input	Black level clamp control, active low
28	DGND1	Supply	Digital ground for DVDD1, DVDD2, DVDD3 supplies
29	PNS	Digital input	Parallel not serial control
30	PDB/VD	Digital input	External power down, active low/Vertical drive timing signal input
31	OEB	Digital input	Output enable bar, active low
32	NRESET	Digital input	Master chip reset, active low
33	DVDD3	Supply	Digital supply for PDB, NRESET, SCK/RNW, SEN/STB, PNS, SDI/DNA, OEB, DCLK, SDO pins
34	SDO	Digital tri-stateable output	Serial data output, tri-stateable
35	SDI/DNA	Digital input	Serial data in/parallel data not address (management interface)
36	SEN/STB	Digital input	Serial enable/parallel strobe (management interface)
37	SCK/RNW	Digital input	Serial clock/parallel read not write (management interface)
38	DCLK	Digital input	Output data retiming clock input
39	DVDD1	Supply	Digital supply for internal logic
40	VOUT1	Analogue output	Auxiliary DAC1 output
41	VOUT2	Analogue output	Auxiliary DAC2 output
42	CVDD	Supply	Positive supply for internal clock generation circuitry
43	CGND	Supply	Ground for internal clock generation circuitry
44	D0	Digital output	Data output 0 (LSB), tri-stateable
45	D1	Digital output	Data output 1, tri-stateable
46	D2	Digital IO	Data output 2/parallel data IO0
47	D3	Digital IO	Data output 3/parallel data IO1
48	D4	Digital IO	Data output 4/parallel data IO2

ELECTRICAL CHARACTERISTICS

Test Characteristics

CVDD = AVDD = DVDD = 3.3V, AGND = DGND = CGND = 0V, RISET=15kΩ, TA = 0°C to +70°C, unless otherwise stated.

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Digital Inputs						
High level input voltage	V _{IH}		0.8*DVDD			V
Low level input voltage	V _{IL}				0.2*DVDD	V
High level input current	I _{IH}				1	μA
Low level input current	I _{IL}				1	μA
Input capacitance	C _{IN}			5		pF
Digital Outputs						
High level output voltage	V _{OH}	I _{OH} = 1mA	DVDD-0.6			V
Low level output voltage	V _{OL}	I _{OL} = 1mA			0.6	V
High impedance O/P current	I _{OZ}				1	μA
Analogue Inputs						
Input common mode range	V _{CMR}		0.3		AVDD-0.3	V
10-bit ADC Performance Including CDS and PGA Functions NO MISSING CODES GUARANTEED						
Resolution			10			Bits
Maximum differential non-linearity	DNL	PGA at minimum gain			+/-1	LSB
Maximum integral non-linearity	INL	PGA at minimum gain		+/-2		LSB
Maximum sampling rate	S _{MAX}		21.5			MSPS
CDS S/H						
Maximum input voltage for full scale ADC output	V _{INMAX}	PGA = 00hex				
		V375	TIMES2			
		0	0		1	V
		0	1		0.5	V
		1	0		1.5	V
Minimum input voltage for full scale ADC output	V _{INMIN}	PGA = FFhex				
		V375	TIMES2			
		0	0		40	mV
		0	1		20	mV
		1	0		60	mV
1	1		30	mV		
PGA						
Minimum gain	G _N TMIN	TIMES2=0, V375=1		0		dB
Minimum gain	G _T MIN	TIMES2=1, V375=1	5	6	7	dB
Maximum gain	G _N TMAX	TIMES2=0, V375=1	27	28	29	dB
Maximum gain	G _T MAX	TIMES2=1, V375=1	33	34	35	dB
LSB step size	G _{LSB}			0.11		dB
Resolution			8			Bits
PGA maximum differential non-linearity	P _{DNL}					LSB
PGA maximum integral non-linearity	P _{INL}					LSB

Test Characteristics

CVDD = AVDD = DVDD = 3.3V, AGND = DGND = CGND = 0V, R_{IS}ET=15k Ω , T_A = 0°C to +70°C, unless otherwise stated.

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Reset Level Clamp Switch/AC Coupling Resistance						
AC coupling resistance, ON	R _{CON}	ACINP=1	30	50	70	k Ω
AC coupling resistance, OFF	R _{COFF}	ACINP=0	20			M Ω
Reset level clamp switch resistance	R _{ON}	ACINP=0, CLPENB=0 CLPSWB=0	115	150	185	Ω
Black Level Clamp						
DC offset correction range	V _{BLCR}	V375=1	80			mV
References						
VMID voltage	VMID		1.575	1.65	1.725	V
VRT - VRB, Note 1	V _{REFL}	V375=0		0.5		V
VRT - VRB, Note 1	V _{REFH}	V375=1		0.75		V
VCLP voltage referenced to VMID		V _{CLP} [1.0]	V375			
	V _{CO00}	0 0	0		-0.25	V
	V _{CO10}	0 1	0		0	V
	V _{C100}	1 0	0		+0.25	V
	V _{CO01}	0 0	1		-0.375	V
	V _{CO11}	0 1	1		0	V
V _{C101}	1 0	1		+0.375	V	
Voltage on ISET pin	V _{ISET}		1.203	1.234	1.265	V
V _{ISET} temperature coefficient	V _{ITEMP}					mV/°C
Auxiliary DACs						
Resolution			8			Bits
Maximum integral non-linearity	INL				± 1	LSB
Maximum differential non-linearity	DNL				± 0.75	LSB
Full scale output, TIMES 2	D _{FSO}	AUX1X1, AUX2X1 = 0		AVDD		V
Full scale output, TIMES 1	D _{FSOH}	AUX1X1, AUX2X1 = 1		AVDD/2		V
Output slew rate	D _{SR}					V/ μ sec
Output settling time	D _{TS}					μ sec
Load regulation	D _{LR}					mV/mA

Note 1: ADC input voltage is twice VRT- VRB voltage.

DETAILED TIMING DIAGRAMS

INPUT VIDEO SAMPLING




Figure 1 Input Video Sampling Diagram

Test Characteristics

CVDD = AVDD = DVDD = 3.3V, AGND = DGND = CGND = 0V, R_{IS}ET=15kΩ, TA = 0°C to +70°C, unless otherwise stated.

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Input video (DIN) set-up time with reference to SHD trailing edge	t_{VSU}		5			ns
Input video (DIN) hold time with reference to SHD trailing edge	t_{VH}		5			ns
Reset video (PIN) set-up time with reference to SHP trailing edge	t_{RSU}		5			ns
Reset video (PIN) hold time with reference to SHP trailing edge	t_{RH}		5			ns
SHD active low time	t_{SHD}		7.5			ns
SHP active low time	t_{SHP}		7.5			ns
SHP high to SHD low time	t_{PTOD}		10			ns
SHD high to SHP low time	t_{DTOP}		10			ns
SHD trailing edge to SHP trailing edge	t_{DP}		21.4			ns
SHP trailing edge to SHD trailing edge	t_{PD}		21.4			ns

OUTPUT DATA




Figure 2 Output Data Timing Diagram

Test Characteristics

CVDD = AVDD = DVDD = 3.3V, AGND = DGND = CGND = 0V, Riset=15kΩ, TA = 0°C to +70°C, unless otherwise stated.

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DCLK period	t _{PER}		47.6			ns
DCLK high	t _{CKH}		19			ns
DCLK low	t _{CKL}		19			ns
Output propagation delay, RETIME = 0, SHD trailing edge to D[9:0] out	t _{SHDO}			23.0		ns
Output propagation delay, RETIME = 1, DCLK leading edge to D[9:0] out	t _{DCDO}			11.2		ns
Trailing edge of SHD to leading edge of DCLK	t _{SHDC}					ns
Output disable time, OEB rising to D[9:0] and PTDO tristate	t _{PEZ}			8.3		ns
Output enable time, OEB falling to D[9:0] and PTDO out	t _{PZE}			6.8		ns
PTDO propagation delay, RETIME = 0, SHD trailing edge to PTDO out	t _{SHPT}					ns
PTDO propagation delay, RETIME=1, DCLK leading edge to PTDO out	t _{DCPT}					ns

CLAMPING CONTROLS




Figure 3 Clamping Controls Timing Diagram

Test Characteristics

CVDD = AVDD = DVDD = 3.3V, AGND = DGND = CGND = 0V, RISET=15kΩ, TA = 0°C to +70°C, unless otherwise stated.

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
CLPENB enable time	t_{CENE}			4.0		ns
CLPENB disable time	t_{CEND}			4.0		ns
CLPSWB enable time	t_{CSWE}			4.4		ns
CLPSWB disable time	t_{CSWD}			5.2		ns
PBLK isolate time	t_{PBIS}					ns
PBLK connect time	t_{PBCO}					ns

BLCENB INPUT




Figure 4 BLCENB Input Timing Diagram

Test Characteristics

CVDD = AVDD = DVDD = 3.3V, AGND = DGND = CGND = 0V, RISET=15kΩ, TA = 0°C to +70°C, unless otherwise stated.

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
BLCENB setup time to SHD trailing edge	t_{BLCS}					ns
BLCENB hold time from SHD trailing edge	t_{BLCH}					ns

SERIAL INTERFACE




Figure 5 Serial Interface Timing Diagram

Test Characteristics

CVDD = AVDD = DVDD = 3.3V, AGND = DGND = CGND = 0V, Riset=15kΩ, TA = 0°C to +70°C, unless otherwise stated.

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SCK period	t_{SPER}		83.3			ns
SCK high	t_{SCKH}		37.5			ns
SCK low	t_{SCKL}		37.5			ns
SDI set up time	t_{SSU}		10			ns
SDI hold time	t_{SH}		10			ns
SCK high to SEN high	t_{SCE}		20			ns
SEN low to SCK high	t_{SEC}		20			ns
SEN pulse width	t_{SEW}		50			ns
SEN low to SDO out	t_{SESD}			9.7		ns
SCK low to SDO out	t_{SCSD}			6.7		ns
SCK low to SDO high impedance	t_{SCSDZ}			20		ns

PARALLEL INTERFACE




Figure 6 Parallel Interface Timing Diagram

Test Characteristics

CVDD = AVDD = DVDD = 3.3V, AGND = DGND = CGND = 0V, R_{IS}ET=15kΩ, T_A = 0°C to +70°C, unless otherwise stated.

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
RNW low to OP[9:2] Tri-state	t_{OPZ}				20	ns
Address setup time to STB low	t_{ASU}		0			ns
DNA low setup time to STB low	t_{ADLS}		10			ns
STB low time	t_{STB}		50			ns
Address hold time from STB high	t_{AH}		10			ns
DNA low hold time from STB high	t_{ADLH}		10			ns
Data setup time to STB low	t_{DSU}		0			ns
DNA high setup time to STB low	t_{ADHS}		10			ns
Data hold time from STB high	t_{DH}		10			ns
DNA high hold time from STB high	t_{ADHH}		10			ns
RNW high to OP[9:2] output	t_{OPD}		0			ns
Data output propagation delay from STB low	t_{STDO}					ns
ADC data out propagation delay from STB high	t_{STAO}					ns

SYSTEM INFORMATION

The WM8170 is a complete signal processing and data acquisition system which is designed to interface directly to the analogue output of area array CCDs. The device digitises the video signals from the CCD for subsequent digital processing of the data. The WM8170 can be used in a wide range of CCD-based video applications such as digital still cameras, as shown in Figure 7.




Figure 7 Digital Still Camera System Block Diagram

TYPICAL PERFORMANCE

SHD, SHP = 21MHz, PGA gain = 0dB, VRT-VRB = 750mV, Riset = 15KΩ




Figure 8 WM8170 10-bit DNL Plot

DEVICE DESCRIPTION

GENERAL OPERATION

The analogue circuitry within the WM8170 consists of a Sample/Hold (S/H) block, a Programmable Gain Amplifier (PGA), a DC Offset Correction loop, and a 10-bit 21MSPS Analogue to Digital Converter (ADC). The Sample/Hold block takes a Correlated Double Sample (CDS) of the incoming video. The CDS video sample is transferred differentially into the PGA block, which is used to gain the signal to the full dynamic range of the ADC. The PGA is controlled digitally via the management interface. The 10-bit pipeline ADC takes the output from the PGA and converts the analogue voltage into a digital representation of the signal.

To correct for DC offsets in the input video, the Sample/Hold block and the PGA, DC offset correction circuitry is provided under the control of external inputs. An analogue correction loop using mixed mode circuitry removes the majority of the DC offset by summing the output of a DAC into the main signal path. An up/down counter controlled from the output of a comparator updates the DAC. The comparator checks the output from the PGA against a voltage representing the target black level. As the analogue correction loop does not correct for DC offsets in either the ADC or the comparator in the feedback loop, a further digital offset is automatically calculated within the digital section following the ADC, which forces the digital output to the previously programmed value.

Two auxiliary 8-bit DACs are provided, which can be used within the camera system to control bias voltages to the area CCD, or to provide DC voltages for peripheral camera functions, such as auto-focus control.

To allow the registers within the WM8170 to be programmed a management interface is provided which allows either serial or parallel control. The interface allows the user to both write to, and read from the internal registers, which eases system debug as values previously programmed can be checked.

INPUT SAMPLE AND HOLD, AND VIDEO TIMING

The WM8170 includes a Sample/Hold section at its input, which is used to acquire samples from the analogue output of the area array CCD. The Sample/Hold is configured as shown in Figure 9, and can be operated in a basic Sample and Hold mode or in Correlated Double Sampling (CDS) mode.

In CDS, the input video reset level is sampled under the control of the signal applied to the SHP digital input and the input video signal level is sampled under the control of the signal applied to the SHD digital input.

The Sample/Hold produces a differential voltage output signal, which is passed to the following PGA.

Detailed input timing of the Sample/Hold is shown in Figures 10 and 11. Note that there should be no overlap between the SHP and SHD pulses. Any overlap will cause the WM8170 to operate incorrectly. The WM8170 can be programmed via the management interface to accept SHP and SHD inputs as either both positive, or both negative pulses. Control of this function is via the control bit INVSHX.

INPUT BLANKING

In some cases the output signals from the CCD can be larger than the input stage of WM8170 could normally handle without overload and saturation. To avoid this situation the Sample/Hold stage is preceded by a pair of analogue switches, which can be used to block the analogue input signals at PIN and DIN from passing to the Sample/Hold stage. These switches are turned on or off by placing a high or low level on the PBLK pin respectively.

RESET LEVEL CLAMP OR AC COUPLING

The input video can be interfaced via a capacitor to the WM8170 by two methods. A Reset Level Clamp facility is provided which can be used in both Sample and Hold and in CDS modes of operation. The clamp switch is closed if a low level is applied to both CLPENB and CLPSWB digital inputs. The clamp voltage, VCLP, can be programmed via the management interface to be equal to VRB, VMID, or VRT. A typical use of the Reset Level Clamp facility using CDS is shown in Figure 12.

Alternatively, the CLPENB and CLPSWB digital inputs can be tied high, which will disable the Reset Level Clamp switch, and the control bit ACINP set. This control bit connects an internal AC coupling resistor to the DIN input, which allows the user to simply AC couple the analogue video signal into the WM8170. If CDS is also used, then any drift on the WM8170 side of the coupling capacitor due to input video DC content will be removed.




Figure 9 Input Sample/Hold and Reset Level Clamp Block Diagram




Figure 10 Input Sample/Hold Timing, INVSHX = 0




Figure 11 Input Sample/Hold Timing, INVSHX = 1




Figure 12 Reset Level Clamp Timing

PROGRAMMABLE GAIN AMPLIFIER

The WM8170 contains a Programmable Gain Amplifier (PGA), which precedes the analogue-to-digital converter (ADC). The gain of the PGA is set digitally via the management interface to a level which delivers the maximum signal to the input of the ADC without it over ranging, and thus obtaining the maximum dynamic range from the ADC.

The gain control on the WM8170 is separated into two sections, a programmable gain section, and a fixed gain section. The programmable gain section is controlled via an 8-bit word written by the management interface, and has a typical range of between 0dB and 28dB. The gain response of the programmable gain section is linear on a logarithmic scale. This means that each LSB increase (or decrease) of digital gain setting represents an equal fraction of a dB (typically 0.11dB) of actual gain increase (or decrease).

There is also a fixed gain section, which is programmable to be either 0dB or 6dB. Setting the TIMES2 control bit via the management interface enables this additional gain.

Figure 13 shows the typical WM8170 gain response with and without the additional 6dB.




Figure 13 Graph of typical WM8170 Gain Response

REFERENCE VOLTAGES

All references used on the WM8170 are derived from an internal bandgap reference voltage. The ADC uses two reference voltages, VRT and VRB. The Sample/Hold and PGA use a midrail voltage reference, VMID. The voltage for Reset Level Clamp, VCLP, can be selected to be equal to VRT, VRB or VMID. These four voltages are buffered on-chip and are each available at output pins. Each of these pins should be carefully decoupled with capacitors of the type and size detailed in the Recommended External Components section.

The voltage difference between VRT and VRB can be programmed, in order to accommodate different input signal ranges, to two values via the management interface. The WM8170 default condition is VRT-VRB typically 0.5V but can be increased to 0.75V by setting the V375 control bit. Due to the nature of the ADC design, the difference between VRT and VRB is typically half the maximum input signal which the ADC can convert successfully, i.e. if VRT-VRB is 0.75V, then the ADC can accommodate an input signal after the PGA of greater than 1.5V.

INPUT SIGNAL AMPLITUDE

The PGA gain setting allows the WM8170 to amplify the input video signal to be equal to the full-scale input of the ADC. The minimum input video signal that can be scaled to the full-scale input of the ADC is defined when the PGA is at the maximum gain. The maximum input video signal that can be scaled to the full-scale input of the ADC is defined when the PGA is at minimum gain.

The minimum and maximum video input signal, which the WM8170 can accommodate, is set by a combination of the TIMES2 and the V375 control bits. The input video conditions are summarised in Table 1

TIMES2	V375	MAXIMUM VIN FOR FULL SCALE ADC INPUT PGA GAIN = 00(HEX)	MINIMUM VIN FOR FULL SCALE ADC INPUT PGA GAIN = FF(HEX)
0	0	1.0V	40mV
0	1	1.5V	60mV
1	0	0.5V	20mV
1	1	0.75V	30mV

Table 1 Input Signal Amplitude Conditions

ANALOGUE TO DIGITAL CONVERTER, DEVICE LATENCY AND OUTPUT TIMING

The 10-bit resolution ADC uses a pipelined architecture. The latency is the time delay between the video sample (SHD) occurring and the corresponding valid output data being available. There are two possible inputs that control the detailed timing of data output from the WM8170. These are SHD and DCLK. The selection between SHD and DCLK is dependent on the control bit RETIME. If RETIME is set low, then the output data on the D[9:0] pins is referenced to the rising edge of the SHD control input. If RETIME is set high, the output data on the D[9:0] pins is reference to the rising edge of the DCLK clock input. The use of RETIME allows the user to accurately control the output data timing, which can ease the design of the interface between the WM8170 and following digital ASIC, especially for high pixel rate systems.

With RETIME set low, the WM8170 latency is equal to eight pixel periods. With RETIME set high, the WM8170 latency is equal to eight pixel periods plus the difference in timing between SHD and DCLK. These two conditions are shown in Figure 14.




Figure 14 WM8170 Latency

SETTING THE MAXIMUM CONVERSION RATE

The maximum conversion rate of the ADC, S/H and PGA stages within the WM8170 are directly related to the value of bias current at which the signal path operates. Within limits an increase in bias current allows an increase in maximum conversion rate to be achieved. Inserting a resistor between the ISET pin and AGND sets the value of bias current.

The value should be set to that recommended in Table 2 corresponding to the maximum conversion rate at which the device is required to operate.

Note that the higher the value of RISET the lower the power consumption of the device will be.

RISET	MAX. CONVERSION RATE (MSPS)
22k Ω	12
20k Ω	15
17k Ω	18
15k Ω	21

Table 2 RISET vs Maximum Conversion Rate

BLACK LEVEL OFFSET CORRECTION CIRCUITRY

Unless compensated for, the analogue signal applied to the input of the ADC would contain unacceptably high and variable DC offsets. The offsets consist of the sum of two principal components. These are black level offsets in the output video from the CCD, which can be monitored during optically black pixel phases, and offsets from the amplifiers in the analogue signal path of the WM8170. These offsets would reduce the maximum dynamic range that the ADC can achieve and can vary significantly with time and temperature. Additionally, any DC offsets in the signal path are multiplied by the PGA gain, which can cause the internal amplifiers to limit, particularly if the gain is at a high setting.

The DC correction circuitry within the WM8170 has two distinct modes of operation.

- Basic DC correction mode
- Extended DC correction mode

The Basic mode is intended for applications where there is a large difference in the video DC value on adjacent lines in the video stream.

The Extended mode is intended for continuous time video applications, where it is necessary to track the video signal DC component without introducing any digital correction noise to the image. This mode is recommended for most of the popular area array CCDs.

BASIC DC CORRECTION MODE

In the Basic DC correction mode, the DC offset correction is performed in two stages. There is an analogue DC correction loop that removes the majority of the offset, and a digital clamp that removes the rest. Applying a falling edge to the BLCENB digital input pin enables firstly the analogue correction loop and then the digital correction circuitry. This correction circuitry is to be used during periods when optically black pixels are being output from the CCD. The block diagram of the Basic offset correction circuitry is shown in Figure 15.

ANALOGUE CORRECTION LOOP

The Analogue Correction Loop functions by comparing the output from the PGA during the optically black video period with a DAC output voltage, derived from the ADC reference voltages, which corresponds to a 10-bit code which is programmable between 0 and 255 (dec). This code is the required TARGET for the WM8170 to output for optically black pixels. The output of the comparator, sampled ANDUR times per analogue enable, controls an up/down counter, the contents of which provide the input data to an 8-bit bipolar DAC. The output of this DAC is subtracted from the input of the PGA such that the PGA output becomes closer to the TARGET value programmed. Using this method the majority of any DC offset from either the input video signal, or the signal chain amplifiers is removed.

The Analogue Correction Loop does not correct for DC offsets in the ADC or the comparator in the feedback path, and is quantised, in terms of ADC codes, to the resolution of the 8-bit DAC, which changes depending on the actual PGA gain set. Therefore the resulting output code from the ADC during these optically black pixels will not be exactly equal to the TARGET value. The residual error in the black level is corrected in the digital correction circuitry.

DIGITAL CORRECTION CIRCUITRY IN BASIC DC CORRECTION MODE

The Digital Correction Circuitry that follows the ADC corrects for any difference between the actual ADC output code and the programmed TARGET value.

During the period when the Digital Correction Circuitry is enabled, the circuit calculates the average digital error between the programmed TARGET value and the ADC output code, over a certain number of ADC conversions. This average digital error is subsequently subtracted from all ADC conversions until the Digital Correction Circuitry is enabled again.

The number of ADC conversions that the Digital Correction Circuitry calculates the average over is programmable via the management interface. This number is set in the DIGDUR register, and is equal to 2^{DIGDUR} pixel periods.




Figure 15 Basic DC Offset Correction Block Diagram

BASIC DC OFFSET CORRECTION INITIATION AND TIMING

The overall timing of the Basic DC correction algorithm is shown in Figure 16. The duration of the analogue and digital correction loops are independent. The user must ensure that the overall correction period, which is equal to the analogue loop enable time plus the Digital Correction Circuitry enable time, is no longer than the duration of the optically black pixels output from the CCD. This will prevent the potential error of active video being included in the digital average calculated within the WM8170, which would cause an incorrect error value to be stored.

Applying a falling edge to the BLCENB digital input pin enables the Analogue loop and the Digital Correction Circuitry. Once the correction has been initiated, the internal WM8170 control circuitry runs until both the analogue and digital correction enables are complete. All issues associated with latency through the WM8170 have been considered in the internal controller design.




Figure 16 Basic DC Correction Algorithm Timing

The total period (P) of the combined Analogue Correction Loop and Digital Correction Circuitry, measured in Pixel Periods, is given by the following formula:

$$P = ([\text{ANDUR}] \times 4 + 2^{[\text{DIGDUR}]}) \quad \text{Pixel Periods}$$

Where:

[ANDUR] is the contents of the Analogue Duration register ANDUR[6:0].

[DIGDUR] is the contents of the Digital Duration register DIGDUR[2:0].

The selection of ANDUR and DIGDUR values is at the discretion of the user, but the following considerations should be made. The internal up/down counter is 8-bit, which covers 256 steps. The counter is incremented/decremented ANDUR times per BLCENB falling edge, which implies that the minimum number of falling edges on BLCENB to guarantee that the analogue loop has reached its final value is 256/ANDUR. In actual use however, the change in DC conditions through the WM8170 will be relatively small, which will mean that the analogue loop will settle to the new value quicker. The value chosen for DIGDUR depends on the number of black pixels available, but a larger value means that any black pixel noise is averaged over a greater number, which will result in a more accurate error value being stored.

The analogue DC correction loop error voltage within the WM8170 is not subject to drift because it is derived from a digitally controlled DAC, which implies that once the DC correction circuitry has settled, the correction circuitry can be turned off. This can be achieved by setting the control bit STOPDC via the Management Interface. The correction circuitry should be re-enabled after any write to the PGA register so that DC change due to the different gain is accommodated for.

There are two main ways that the DC correction circuitry can be used. The BLCENB can be activated either during the optically black lines at the beginning or end of the CCD output field, or during the optically black pixels at the beginning or end of each video line. Using the first option results in the DC conditions being established before any active video is present, and since completely optically black lines are present large values can be programmed to ANDUR and DIGDUR respectfully. With the second option, smaller values for ANDUR and DIGDUR would have to be used, as the number of black pixels in each line is limited. With both options, it is recommended that the correction circuitry be enabled for one frame of video, and then turned off again.

Although the WM8170 only requires a falling edge on BLCENB to initiate the correction circuitry users may input BLCENB signals which are low for the complete duration of the optically black pixels if preferred (this signal format is generally available from CCD timing generator devices). In this case the WM8170 can be programmed to output an error flag on the PTDO pin if the BLCENB input returns to a high state before both the Analogue and Digital Enables are complete. This allows checking that the ANDUR and DIGDUR values programmed to the device will not cause a potential error in the correction circuitry because active video has been included in the internal calculations. See the Programmable Threshold Detect Output section for details of all error flags available.

EXTENDED DC CORRECTION MODE

The WM8170 device has extended Black Level Correction Circuitry, which make it suitable for continuous video applications. The Black Level Clamp correction circuitry in the WM8170 consists of two main components, an Analogue correction loop which is used to remove the majority of the dc offset using analogue circuit techniques, and a digital filter which can be programmed with different filter responses. Figure 17 shows the Black Level Correction Circuitry in Detail.




Figure 17 Black Level Correction Circuitry

In order to control the Correction Circuitry there are two Pulse Generators incorporated within the WM8170. These Pulse Generators and their associated Control Register Bits are shown in Figure 18. This diagram shows all signals associated with the Pulse Generators. External signals are shown with a O, internal register settings with a *. One Pulse Generator is used to generate an internal pulse relative to the falling edge of the BLCENB input. This pulse, called INTBLCENB, is then steered using the Steering Circuitry to be either the enable for the Analogue Correction Circuitry or for the Digital IIR filter. This allows the user to select which lines of the input video frame the Analogue correction loop will be enabled, and for which lines the IIR Filter will be enabled.




Figure 18 WM8170 Pulse Generators

Following a falling edge on the Analogue Correction Loop Enable the internal circuitry is active for $ANDUR \times 4$ pixels, which allows the majority of the DC error to be removed by the analogue circuitry. After this has completed the remaining offset is removed by a digital clamp that averages the ADC error from the programmed TARGET value for 2^{DIGDUR} pixels and subsequently subtracts that

averaged error from all ADC conversions until the Analogue Black Level Correction circuitry is enabled again. The calculated average is also used to preload the Digital IIR Filter, so that there are no discontinuities in the correction value applied when the IIR Filter is enabled. For further details of the operation of the Analogue Correction Loop, ANDUR and DIGDUR, refer to the Basic DC Correction Mode section.

The IIR Filter allows the WM8170 to track relatively slow changes in the input video DC content across a single frame of input video. The main advantage of the IIR Filter approach is to allow the number of pixels over which the digital correction value is calculated to be much larger than the number of black pixels available on a single line. This results in a stable correction value that does not vary on a line to line basis due to the RMS noise during the black pixels.

The WM8170 also contains a second Pulse Generator that can be programmed to complement either the Analogue Loop Enable or the IIR Filter Enable as required.

ENABLING THE HD AND VD INPUTS TO THE WM8170

To enable the use of all the Black Level Control Circuitry within the WM8170, both the Vertical Drive (VD) and the Horizontal Drive (HD) control signals are required from the CCD Timing Generator device. There are two dual mode pins on the WM8170 which are programmed via the Management Interface register bits ENVD and ENHD. Details of the dual mode pins are covered in the Tables 3 and 4:

ENVD	FUNCTION
0	Pin 30 is PDB (Power Down Bar) Input
1	Pin 30 is VD (Vertical Drive) Input

Table 3 ENVD control bit operation

ENHD	FUNCTION
0	Pin 26 is PBLK (Video Blocking) Input
1	Pin 26 is HD (Horizontal Drive) Input

Table 4 ENHD control bit operation

When ENVD is set, PDB is held high internally in the WM8170. The Power Down Function remains available via the Management Interface. When ENVD is reset, the internal circuitry requiring Vertical Drive will not function.

When ENHD is set, PBLK is held high internally in the WM8170. The Video Blocking function is not available in this mode. When ENHD is reset, the internal circuitry requiring Horizontal Drive will not function.

INTERNAL BLACK LEVEL CLAMP ENABLE

The control for the Analogue Correction Loop can be programmed to be either the BLCENB pin, or the INTBLCENB signal under control of the register bit ENINTBLC. To benefit from the extended Black Level Control Circuitry within the WM8170 this bit must be set. Table 5 shows the operation of the ENINTBLC control bit.

ENINTBLC	FUNCTION
0	Analogue Loop Enable is controlled by BLCENB pin directly.
1	Analogue Black Level Enable is controlled by the signals generated by the INTBLCENB Pulse Generator.

Table 5 ENINTBLC control bit operation

BLCENB CONTROLLED PULSE GENERATOR

The internal master clock derived from the SHP and SHD digital inputs clocks the INTBLCENB pulse generator. The pulse generator is controlled by the BLCENB input, and is used to generate an internal pulse that is timed relative to the falling edge of the BLCENB input. This pulse can be selectively used to control either the analogue control loop or the IIR filter. The Pulse Steering Circuit is reset by a falling edge on the VD input so that the user can determine which video lines will enable the Analogue Correction Circuitry and which will enable the IIR Filter.

Enabling the analogue DC correction circuitry is required to remove the majority of the offset from the incoming video. The value of this offset at the input to the ADC is dependent on the gain of the PGA, hence the analogue DC correction circuitry should be enabled either at the beginning of each frame, or only when the PGA gain is changed.

Figure 19 shows the generation of the INTBLCENB pulse relative to the falling edge of the BLCENB pin. There are two Management Interface registers that control the generation of the INTBLCENB signal. CLPDEL[7:0] defines the delay in pixel periods from the falling edge of BLCENB pin to the falling edge of the INTBLCENB signal. The delay is equal to CLPDEL+1 pixels. CLPWID[7:0] defines the width of the INTBLCENB signal. The width of the signal is CLPWID pixels.




Figure 19 Generating the INTBLCENB Pulse

STEERING THE INTBLCENB SIGNAL

Figure 20 shows how the INTBLCENB signal can be steered to either the Analogue Loop Enable, or to the IIR Filter Enable. There are two Management Interface Registers which control how the INTBLCENB signal is steered. ANDEL[7:0] defines the delay in INTBLCENB pulses from the falling edge of the VD input. The INTBLCENB pulses during this period are steered to the IIR Filter. The delay is equal to ANDEL. ANLINE[7:0] is defines the number of INTBLCENB pulses steered to the Analogue Loop Enable. The number is equal to ANLINE. The INTBLCENB pulse is steered to the IIR Filter whenever it is not used for the Analogue Loop Enable.




Figure 20 Steering the INTBLCENB Signal

The steering circuitry allows the user to select which lines of the input video the analogue DC correction loop will be enabled for, and to place these lines in a non viewed section of the frame. The lines which have the analogue DC correction loop enabled will be subject to line noise due to the correction value that is being applied only having been calculated over only a small number of pixels. The effect of line noise during the analogue loop enables can be minimized if a large number of pixels are used to calculate the digital average. This can be achieved if the analogue loop is enabled during the optically black lines at the beginning of a video frame.

CONTROLLING THE BLACK LEVEL CLAMP CIRCUITRY

There are three Management Interface control bits that are associated with the INTBLCENB pulse generator, STPANAL, STPIIR, and PGAUPD. Their function is shown in Tables 6, 7 and 8:

STPANAL	FUNCTION
0	Allows the INTBLCENB signal to be steered to the Analogue DC correction Loop.
1	Disables the INTBLCENB signal from being steered to the Analogue DC correction Loop. The INTBLCENB pulses that would have been steered to the Analogue Enable are steered to the IIR Filter enable instead.

Table 6 STPANAL control bit operation

STPIIR	FUNCTION
0	Allows the INTBLCENB signal to be steered to the IIR Filter
1	Disables the INTBLCENB signal from being steered to the IIR Filter

Table 7 STPIIR control bit operation

PGAUPD	FUNCTION
0	The INTBLCENB signal will be steered to the Analogue DC correction loop as programmed on every frame.
1	The INTBLCENB signal will only be steered to the Analogue DC correction loop as programmed if the PGA gain register has been written to.

Table 8 PGAUPD control bit operation

The PGAUPD control bit enables the internal WM8170 circuitry to steer the INTBLCENB signals to the Analogue Control Loop for one frame only following a write to the PGA Gain register. The INTBLCENB signals will be steered to the IIR Filter on all other frames. This implies that there will only be ANLINE lines subject to line noise, only for a single video frame, and only if the PGA gain register has been written to. If the PGAUPD control bit has not been set, then the INTBLCENB signals will be steered to the Analogue Control Circuitry on every frame.

SETTING THE IIR FILTER COEFFICIENT

Writing to the COEFF register controls the IIR filter response. Table 9 shows the coefficients available on the WM8170, and the effective attenuation of the RMS noise during the optically black pixels that will be present on the calculated error.

COEFF REGISTER VALUE	IIR FILTER COEFF	RMS Noise Attenuation (dB)	RMS Noise Attenuation (Times)	10%	1.0%	0.1%
000	5	18.0	7.9	72	334	2307
001	6	21.0	11.3	146	673	4651
010	7	24.1	16.0	293	1352	9339
011	8	27.1	22.6	588	2709	18714
100	9	30.1	32.0	1177	5423	37466
101	10	33.1	45.2	2356	10853	74969
110	11	36.1	64.0	4714	21711	149976
111	12	39.1	90.5	9430	43427	299988

Table 9: IIR Filter Coefficients

The 10%, 1.0% and 0.1% columns give the number of pixels that the IIR filter has to be enabled for to achieve the percentage settling, i.e. if the input has a 100LSB step then the number of pixels required for the filter to settle to 1LSB is equal to the number in the 1% column. For example, if the filter coefficient is set to 7, and the input has a 100LSB step, it will require 1352 enabled pixels for the filter to settle to 1LSB of the final error value. There is a trade-off between the number of pixels required for the filter to settle, and the RMS noise attenuation achieved on the calculated error value.

INTERNAL AREA PULSE GENERATOR

In addition to the INTBLCENB pulse generator described above, the WM8170 includes an independent pulse generator which can be used to define any area within the video frame. The output of the Area Pulse Generator can be used either independently of the INTBLCENB pulse (if the BLCENB pulse generator is turned off using the STPANAL and STPIIR control bits), or to define additional areas where the user wishes either the Analogue Control Loop or the IIR filter to operate.

This pulse generator works in a similar way to the pulse generator described above, but uses the Vertical Drive (VD) and Horizontal Drive (HD) inputs, along with the Master Clock, to allow the user to define any area within the active video signal.

The horizontal area enable operates as shown in Figure 21. The Management Interface registers PIXDEL[11:0] and PIXWID[11:0] are used to define the pulse. The horizontal Area Pulse will have a delay of PIXDEL+1 pixels from the falling edge of the HD input, and will be PIXWID pixels wide.




Figure 21 Generating the Horizontal Area Pulse

The vertical area enable operates as shown in Figure 22. The Management Interface registers LINDEL[11:0] and LINWID[11:0] are used to define the pulse. The Vertical Area Pulse will have a delay of LINDEL HD pulses from the falling edge of the VD input, and will be LINWID HD pulses wide.




Figure 22 Generating the Vertical Area Pulse

The logical combination of the active low, horizontal area pulse and the active low, vertical area pulse is used to define the area of the input video required.

USING THE AREA PULSE GENERATOR

The area defining pulse can be used under control of the ACON register bits to enable various functions as detailed in the Table 10:

ACON1	ACON0	FUNCTION
0	0	Area define signal turned off.
0	1	Area define signal used to update the internal register which holds the error calculated by the IIR filter. In other conditions the internal register which holds the error calculated by the IIR filter is enabled whenever the IIR filter is enabled.
1	0	Area Define signal used to enable the Analogue DC Correction circuitry in addition to the analogue enable generated from the INTBLCENB pulse generator.
1	1	Area Define signal is used to enable the IIR filter in addition to the IIR filter enable generated from the INTBLCENB pulse generator.

Table 10 ACON[1:0] control bits operation

VIEWING THE INTERNALLY GENERATED PULSES ON THE PTDO PIN

For system debug purposes all the internally generated pulses can be multiplexed onto the PTDO signal pin, under control of the PTDO[2:0] register bits as described in the Table 11:

PTDO2	PTDO1	PTDO0	PTDO PIN FUNCTION
0	0	0	Programmable Threshold Detect Output
0	0	1	ADC Out of Range Signal
0	1	0	Clip 1 Error – Digital correction error (ADC output is outside the digital correction range)
0	1	1	BLCENB Error – caused by BLCENB going high before the internal DC offset correction circuitry associated with the analogue DC correction loop has finished
1	0	0	Active low going, analogue DC loop enable pulse
1	0	1	Active low going, IIR enable pulse
1	1	0	Active low going, Area Define pulse
1	1	1	Reserved for Test Purposes

Table 11 PTDO[2:0] control bits operation

PROGRAMMABLE THRESHOLD DETECT OUTPUT

The Programmable Threshold Detect Output, (PTDO), primary function is to indicate to the user when the ADC output has exceeded a value programmed into the THRES[9:0] registers via the Management Interface. The PTDO output will output a high state, which is aligned to the output data, if the ADC output exceeds the programmed value. Typically this pin would be used in conjunction with external gain calibration algorithms to set the PGA gain.

The PTDO output can also be used to indicate a number of system error flags which are available to the user. These flags are multiplexed onto the PTDO pin under control of the Management Interface.

An error can be flagged if the pixel data during the black pixels is outside the correction range of the logic within the WM8170, or if the BLCENB pin has returned high before both the analogue and digital DC correction circuitry has completed their tasks. An error can also be flagged if the output from the ADC is out of range, i.e. the ADC output code is trying to exceed 3FF(hex), or be less than 0(hex).

The error flag can be programmed to be output on the PTDO pin under control of the register bits PTDO[1:0].

AUXILIARY DIGITAL TO ANALOGUE CONVERTERS

The WM8170 includes two independent 8-Bit Digital to Analogue Converters. Their analogue outputs are available at pins VOUT1 and VOUT2 respectively. Their output voltages are controlled in two ways. The maximum output voltage from the DACs can be independently set to be either AVDD or AVDD/2 under control of the AUX1X1 and AUX2X1 control bits. Each DAC can then be programmed to one of 256 codes by the 8-bit contents of the Auxiliary DAC registers defined in the register map shown in Table 15.

These DACs can be used to trim CCD control voltages such as the anti-blooming or reset gate bias voltages, or used within the camera system for features such as auto-focus.

MANAGEMENT INTERFACE

The WM8170 includes an easy-to-use and comprehensive Management Interface that allows the user to write to and read from on-board registers and thus control all the digitally programmable features of the device. The Management Interface can be configured to operate in either Parallel or Serial Mode by setting the Parallel Not Serial (PNS) pin high or low respectively. Serial Mode is recommended for real time video applications because writing and reading from the device can be carried out at any time. If Parallel Mode is used, writing and reading must be performed within areas of inactive video to prevent valid ADC output data from being replaced with the Management Interface data.

MANAGEMENT INTERFACE CONFIGURATION

The pins used to control the Management Interface are described in Table 12.

The timing for writing in Serial and Parallel Mode is shown in Figures 23 and 24 respectively.

Selected registers can also be read via the interface thus allowing stored values to be checked by the user. The timing for reading in Serial and Parallel Mode is shown in Figures 25 and 26 respectively.

PIN NAME	SERIAL MODE FUNCTION	PARALLEL MODE FUNCTION
PNS	Set Low to indicate Serial Mode	Set High to indicate Parallel Mode
SEN/STB	Serial interface ENable, active High	Parallel interface STrobe, active Low
SDI/DNA	Serial Data Interface	Data Not Address input
SCK/RNW	Serial interface Clock	Read Not Write input
SDO	Serial Data Out	Not Used
D2-D9	Not Used	Parallel data I/O pins

Table 12 Management Interface Pins and Functions




Figure 23 Writing in Serial Mode




Figure 24 Reading in Serial Mode




Figure25 Writing in Parallel Mode




Figure 26 Reading in Parallel Mode

POWER DOWN CONTROL

The WM8170 includes a separate power down pin, PDB. When this pin is taken low the whole device is powered down and all internal registers maintain their currently programmed value. Setting the PD0 bit in the Power Down 1 register can perform a similar power down operation. These two global power downs are logically OR'd.

In addition to the above power down facilities the WM8170 contains seven other selective power downs of individual sections of the device. Setting the appropriate bit in the Power Down 2 register, as described in the Device Configuration section of this data sheet, will power down the particular part of the circuit. These bits are logically ANDed so that any combination of the available device sections can be powered down simultaneously

POWER SUPPLIES

This datasheet describes the WM8170 for use in a complete 3.3V system. The performance and characteristics will differ for the WM8170 if a 5V supply is required. If 5V supplies are required, contact Wolfson Microelectronics Ltd. for further detailed parametric information.

The WM8170 includes several power supply pins, each of which routes power to particular parts of the device circuitry. It is important to note the circuit sections of the device, which are connected to the various supply pins. This is summarised in Table 13.

The WM8170 can operate with all supply pins connected to 5V or with all supply pins connected to 3.3V. It can also operate with all analogue supply pins at 5V and the individual digital supply pins connected to a combination of 5V and 3.3V.

The set of allowable combinations of supply pin connections is shown in Table 14. All AVDD, CVDD and DVDD1 pins should be maintained at the same supply voltage. The other supplies can be at any combination of either 5V or 3.3V.

SUPPLY NAME	CIRCUIT SECTIONS CONNECTED TO
AVDD1	ADC
AVDD2	Main analogue signal path
AVDD3	Reference and bias generator
CVDD	Clock generator circuitry
DVDD1	Internal logic and level shifters
DVDD2	BLCENB, CLPENB, CLPSWB, PBLK, SHD, SHP
DVDD3	PDB, NRESET, SCK/RNW, SEN/STB, PNS, SDI/DNA, OEB, DCLK, SDO
DVDD4	D0-D9, PTDO

Table 13 Supply Pins Vs Device Circuit Sections Connected

NO.	AVDD1, AVDD2, AVDD3, CVDD, DVDD1	DVDD2	DVDD3	DVDD4
1	3.3V	3.3V	3.3V	3.3V
2	3.3V	3.3V	3.3V	5V
3	3.3V	3.3V	5V	3.3V
4	3.3V	3.3V	5V	5V
5	3.3V	5V	3.3V	3.3V
6	3.3V	5V	3.3V	5V
7	3.3V	5V	5V	3.3V
8	3.3V	5V	5V	5V
9	5V	3.3V	3.3V	3.3V
10	5V	3.3V	3.3V	5V
11	5V	3.3V	5V	3.3V
12	5V	3.3V	5V	5V
13	5V	5V	3.3V	3.3V
14	5V	5V	3.3V	5V
15	5V	5V	5V	3.3V
16	5V	5V	5V	5V

Table 14 Supply Pins vs Supply Voltages – Allowable Combinations

GROUND AND POWER SUPPLY PIN CONNECTIONS

As detailed above, each of the power supply and ground pins of the WM8170 is allocated to a particular section of the overall device circuitry. It is important that the use of ground and power planes on any printed circuit board layout should take account of this fact. See Figure 27 for Recommended Device Decoupling.

DEVICE CONFIGURATION

REGISTER MAP

The register map is shown in Table 15. In Serial Mode the contents of address location <a5> determines whether the address location defined by <a[4:0]> is to be read from or written to. For a read operation <a5> is set to 1. To write to a register <a5> should be cleared to 0.

In Parallel Mode a 0 in <a5> forces a write operation. A high level on RNW, irrespective of the contents of <a5>, however, determines a parallel read operation.

Address <a5:a0>	Description	Default (Hex)	RW	BIT									
				b7	b6	b5	b4	b3	b2	B1	b0		
000000	Not Used												
000001	Software Reset		W	0	0	0	0	0	0	0	0	0	0
000010	Set Up Register 1	02	RW	STOPDC	0	POSVID	TIMES2	INVSHX	ACINP	VCLP1	VCLP0		
000011	Set Up Register 2	00	RW	PTDO2	PTDO1	PTDO0	INVDIG	RETIME	0	0	0		
000100	Black Level Target	40	RW	TARGET7	TARGET6	TARGET5	TARGET4	TARGET3	TARGET2	TARGET1	TARGET0		
000101	PGA Gain	00	RW	GAIN7	GAIN6	GAIN5	GAIN4	GAIN3	GAIN2	GAIN1	GAIN0		
000110	Digital Duration	02	RW	0	0	0	0	DIGDUR3	DIGDUR2	DIGDUR1	DIGDUR0		
000111	Analogue Duration	05	RW	0	ANDUR6	ANDUR5	ANDUR4	ANDUR3	ANDUR2	ANDUR1	ANDUR0		
001000	Reserved												
001001	Threshold Detect LSB	00	RW	THRES7	THRES6	THRES5	THRES4	THRES3	THRES2	THRES1	THRES0		
001010	Threshold Detect MSB	00	RW	0	0	0	0	0	0	THRES9	THRES8		
001011	Power Down 1	00	RW	0	0	0	0	0	0	0	0	PDA	
001100	Power Down 2	00	RW	0	0	PD5	PD4	PD3	PD2	PD1	PD0		
001101	Auxiliary DAC1	00	RW	AUX1 DAC7	AUX1 DAC6	AUX1 DAC5	AUX1 DAC4	AUX1 DAC3	AUX1 DAC2	AUX1 DAC1	AUX1 DAC0		
001110	Auxiliary DAC2	00	RW	AUX2 DAC7	AUX2 DAC6	AUX2 DAC4	AUX2 DAC4	AUX2 DAC3	AUX2 DAC2	AUX2 DAC1	AUX2 DAC0		
001111	DC Correct Control	30	RW	ACON1	ACON0	STPIIR	STPANAL	PGAUPD	ENV D	ENHD	ENINTBLC		
010000	AUX DAC Control	00	RW	0	0	0	0	0	0	AUX2X1	AUX1X1		
010001	Analog Enable Delay	00	RW	ANDEL7	ANDEL6	ANDEL5	ANDEL4	ANDEL3	ANDEL2	ANDEL1	ANDEL0		
010010	Analog Enable Width	00	RW	ANLINE7	ANLINE6	ANLINE5	ANLINE4	ANLINE3	ANLINE2	ANLINE1	ANLINE0		
010011	INTBLCENB Delay	00	RW	CLPDEL7	CLPDEL6	CLPDEL5	CLPDEL4	CLPDEL3	CLPDEL2	CLPDEL1	CLPDEL0		
010100	INTBLCENB Width	00	RW	CLPWID7	CLPWID6	CLPWID5	CLPWID4	CLPWID3	CLPWID2	CLPWID1	CLPWID0		
010101	Area Line Delay LSB	00	RW	LINDEL7	LINDEL6	LINDEL5	LINDEL4	LINDEL3	LINDEL2	LINDEL1	LINDEL0		
010110	Area Line Delay MSB	00	RW					LINDEL11	LINDEL10	LINDEL9	LINDEL8		
010111	Reference Select	00	RW	0	0	0	0	0	0	0	0	V375	
011000	Area Line Width LSB	00	RW	LINWID7	LINWID6	LINWID5	LINWID4	LINWID3	LINWID2	LINWID1	LINWID0		
011001	Area Line Width MSB	00	RW					LINWID11	LINWID10	LINWID9	LINWID8		
011010	Area Pixel Delay LSB	00	RW	PIXDEL7	PIXDEL6	PIXDEL5	PIXDEL4	PIXDEL3	PIXDEL2	PIXDEL1	PIXDEL0		
011011	Area Pixel Delay MSB	00	RW					PIXDEL11	PIXDEL10	PIXDEL9	PIXDEL8		
011100	Area Pixel Width LSB	00	RW	PIXWID7	PIXWID6	PIXWID5	PIXWID4	PIXWID3	PIXWID2	PIXWID1	PIXWID0		
011101	Area Pixel Width MSB	00	RW					PIXWID11	PIXWID10	PIXWID9	PIXWID8		
011110	IIR Filter Coefficient	00	RW						COEFF2	COEFF1	COEFF0		
011111	Revision Number		R	REV7	REV6	REV5	REV4	REV3	REV2	REV1	REV0		

Table 15 Register Table

CONTROL BIT TABLE

CONTROL BITS	DESCRIPTION																																				
SOFTWARE RESET (000001)																																					
	A write to this register will force all registers to return to their default state.																																				
SET UP REGISTER 1 (000010)																																					
VCLP[1:0]	Controls the VCLP voltage output. <table border="1"> <thead> <tr> <th><u>VCLP1</u></th> <th><u>VCLP0</u></th> <th><u>VCLP PIN</u></th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>VRB</td> </tr> <tr> <td>0</td> <td>1</td> <td>VMID</td> </tr> <tr> <td>1</td> <td>0</td> <td>VRT</td> </tr> <tr> <td>1</td> <td>1</td> <td>Reserved</td> </tr> </tbody> </table>	<u>VCLP1</u>	<u>VCLP0</u>	<u>VCLP PIN</u>	0	0	VRB	0	1	VMID	1	0	VRT	1	1	Reserved																					
<u>VCLP1</u>	<u>VCLP0</u>	<u>VCLP PIN</u>																																			
0	0	VRB																																			
0	1	VMID																																			
1	0	VRT																																			
1	1	Reserved																																			
ACINP	Enables the AC coupling resistor between DIN and VMID. <u>ACINP</u> 0 No AC coupling resistor 1 AC coupling resistor																																				
INVSHX	Enables the invert on SHD/SHP. <u>INVSHX</u> 0 No invert, SHD / SHP active low 1 Invert, SHD / SHP active high																																				
TIMES2	Enables additional 6dB gain in PGA. <u>TIMES2</u> 0 No additional 6dB gain 1 Additional 6dB gain																																				
POSVID	Allows the WM8170 to accept positive going video. Default input video is negative. <u>POSVID</u> 0 Input video negative going (Default) 1 Input video positive going																																				
STOPDC	Enables or disables both the analogue and digital DC correction circuitry. <u>STOPDC</u> 0 DC offset correction circuitry enabled 1 DC offset correction circuitry disabled																																				
SET UP REGISTER 2 (000011)																																					
RETIME	Enables the retiming of the digital outputs with DCLK. <u>RETIME</u> 0 No retiming 1 Output data retimed																																				
INVDIG	Digitally inverts the D[9:0] outputs. <u>INVDIG</u> 0 No invert 1 Outputs inverted																																				
PTDO[2:0]	Selects the signal output onto the PTDO Pin. <table border="1"> <thead> <tr> <th><u>PTDO2</u></th> <th><u>PTDO1</u></th> <th><u>PTDO0</u></th> <th><u>PTDO PIN</u></th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> <td>Threshold detect output</td> </tr> <tr> <td>0</td> <td>0</td> <td>1</td> <td>Out of range signal</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> <td>Clip1 error - digital correction error (ADC output is outside the digital correction range).</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>BLCENB error - caused by BLCENB going high before the internal DC offset correction circuitry has finished.</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> <td>Active low going, analogue DC loop enable pulse</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> <td>Active low going, IIR enable pulse</td> </tr> <tr> <td>1</td> <td>1</td> <td>0</td> <td>Active low going, Area Define Pulse</td> </tr> <tr> <td>1</td> <td>1</td> <td>1</td> <td>Reserved for Test Purposes</td> </tr> </tbody> </table>	<u>PTDO2</u>	<u>PTDO1</u>	<u>PTDO0</u>	<u>PTDO PIN</u>	0	0	0	Threshold detect output	0	0	1	Out of range signal	0	1	0	Clip1 error - digital correction error (ADC output is outside the digital correction range).	0	1	1	BLCENB error - caused by BLCENB going high before the internal DC offset correction circuitry has finished.	1	0	0	Active low going, analogue DC loop enable pulse	1	0	1	Active low going, IIR enable pulse	1	1	0	Active low going, Area Define Pulse	1	1	1	Reserved for Test Purposes
<u>PTDO2</u>	<u>PTDO1</u>	<u>PTDO0</u>	<u>PTDO PIN</u>																																		
0	0	0	Threshold detect output																																		
0	0	1	Out of range signal																																		
0	1	0	Clip1 error - digital correction error (ADC output is outside the digital correction range).																																		
0	1	1	BLCENB error - caused by BLCENB going high before the internal DC offset correction circuitry has finished.																																		
1	0	0	Active low going, analogue DC loop enable pulse																																		
1	0	1	Active low going, IIR enable pulse																																		
1	1	0	Active low going, Area Define Pulse																																		
1	1	1	Reserved for Test Purposes																																		

CONTROL BITS	DESCRIPTION																																																																																										
BLACK LEVEL TARGET (000100)																																																																																											
TARGET[7:0]	Target value for the black level.																																																																																										
PGA GAIN (000101)																																																																																											
GAIN[7:0]	Controls the PGA gain. 00hex is minimum gain FFhex is maximum gain																																																																																										
DIGITAL DURATION (000110)																																																																																											
DIGDUR[3:0]	Digital correction duration: number of ADC conversion that are used to calculate the average.																																																																																										
	<table border="1"> <thead> <tr> <th>DIGDUR3</th> <th>DIGDUR2</th> <th>DIGDUR1</th> <th>DIGDUR0</th> <th>Durations</th> </tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1 ADC conversion</td></tr> <tr><td>0</td><td>0</td><td>0</td><td>1</td><td>2 ADC conversions</td></tr> <tr><td>0</td><td>0</td><td>1</td><td>0</td><td>4 ADC conversions</td></tr> <tr><td>0</td><td>0</td><td>1</td><td>1</td><td>8 ADC conversions</td></tr> <tr><td>0</td><td>1</td><td>0</td><td>0</td><td>16 ADC conversions</td></tr> <tr><td>0</td><td>1</td><td>0</td><td>1</td><td>32 ADC conversions</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>0</td><td>64 ADC conversions</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>1</td><td>128 ADC conversions</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>0</td><td>256 ADC conversions</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>1</td><td>512 ADC conversions</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1024 ADC conversions</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>1</td><td>2048 ADC conversions</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>0</td><td>2048 ADC conversions</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>1</td><td>2048 ADC conversions</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>0</td><td>2048 ADC conversions</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>1</td><td>2048 ADC conversions</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>1</td><td>2048 ADC conversions</td></tr> </tbody> </table>	DIGDUR3	DIGDUR2	DIGDUR1	DIGDUR0	Durations	0	0	0	0	1 ADC conversion	0	0	0	1	2 ADC conversions	0	0	1	0	4 ADC conversions	0	0	1	1	8 ADC conversions	0	1	0	0	16 ADC conversions	0	1	0	1	32 ADC conversions	0	1	1	0	64 ADC conversions	0	1	1	1	128 ADC conversions	1	0	0	0	256 ADC conversions	1	0	0	1	512 ADC conversions	1	0	1	0	1024 ADC conversions	1	0	1	1	2048 ADC conversions	1	1	0	0	2048 ADC conversions	1	1	0	1	2048 ADC conversions	1	1	1	0	2048 ADC conversions	1	1	1	1	2048 ADC conversions	1	1	1	1	2048 ADC conversions
DIGDUR3	DIGDUR2	DIGDUR1	DIGDUR0	Durations																																																																																							
0	0	0	0	1 ADC conversion																																																																																							
0	0	0	1	2 ADC conversions																																																																																							
0	0	1	0	4 ADC conversions																																																																																							
0	0	1	1	8 ADC conversions																																																																																							
0	1	0	0	16 ADC conversions																																																																																							
0	1	0	1	32 ADC conversions																																																																																							
0	1	1	0	64 ADC conversions																																																																																							
0	1	1	1	128 ADC conversions																																																																																							
1	0	0	0	256 ADC conversions																																																																																							
1	0	0	1	512 ADC conversions																																																																																							
1	0	1	0	1024 ADC conversions																																																																																							
1	0	1	1	2048 ADC conversions																																																																																							
1	1	0	0	2048 ADC conversions																																																																																							
1	1	0	1	2048 ADC conversions																																																																																							
1	1	1	0	2048 ADC conversions																																																																																							
1	1	1	1	2048 ADC conversions																																																																																							
1	1	1	1	2048 ADC conversions																																																																																							
ANALOGUE DURATION (000111)																																																																																											
ANDUR[6:0]	Controls the duration of the analogue loop enable - i.e. it represents the number of times that the up-down counter will be clocked per falling edge of the BLCENB input.																																																																																										
THRESHOLD DETECT LSB / MSB (001001/10)																																																																																											
THRES[9:0]	Threshold detect value. If the corrected ADC output data is greater than the THRES[9:0] then PTDO will be high. (Note PTDO[1:0] must be 00bin). Note THRES[9:0] is split into two registers, THRES[9:8] and THRES[7:0].																																																																																										
POWER DOWN 1 (001011)																																																																																											
PDA	Global power down, OR'd with PDB pin																																																																																										
POWER DOWN 2 (001100)																																																																																											
PD[7:0]	Controls the analogue power downs. Note this is split over 2 registers (0 - block enabled, 1 - block powered down). PD0 S/H, PGA and the analogue correction loop power down PD1 VMID and VCLP power down. PD2 VRT and VRB power down. PD3 ADC only power down. PD4 AUX2DAC power down PD5 AUX1DAC power down																																																																																										
AUXILIARY DAC 1 (001101)																																																																																											
AUX1DAC[7:0]	Auxiliary 1 DAC value																																																																																										
AUXILIARY DAC 2 (001110)																																																																																											
AUX2DAC[7:0]	Auxiliary 2 DAC value.																																																																																										

CONTROL BITS	DESCRIPTION
AUX DAC CONTROL (010000)	
AUX1X1	Auxiliary DAC1 scaling factor. <u>AUX1X1</u> 0 TIMES2 1 TIMES1
AUX2X1	Auxiliary DAC2 scaling factor. <u>AUX2X1</u> 0 TIMES2 1 TIMES1
DC CORRECT CONTROL (001111)	
ENINTBLC	Used to select between the BLCENB pin and the INTBLCENB pulse for the Analogue Loop Enable <u>ENINTBLC</u> 0 BLCENB pin controls the Analogue Correction Loop 1 INTBLCENB pulse controls the Analogue Correction Loop
ENHD	Changes pin 26 between PBLK and HD functions <u>ENHD</u> 0 Pin 26 is PBLK function 1 Pin 26 is HD function
ENVD	Changes pin 30 between PDB and VD functions <u>ENVD</u> 0 Pin 30 is PDB function 1 Pin 30 is VD function
PGAUPD	Update the analogue control loop after PGA writes only <u>PGAUPD</u> 0 Enable INTBLCENB Pulse to Analogue Loop on every frame. 1 Enable INTBLCENB Pulse to Analogue Loop only after PGA Register has been written to.
STPANAL	Stops the INTBLCENB signal from enabling the analogue control loop <u>STPANAL</u> 0 INTBLCENB can be steered to the Analogue Loop Enable 1 INTBLC will be prevented from being steered to the Analogue Loop Enable, and will be used for the IIR Filter Enable instead.
STPIIR	Stops the INTBLCENB signal from enabling the IIR filter <u>STPIIR</u> 0 INTBLCENB can be steered to the IIR Filter Enable 1 INTBLC will be prevented from being steered to the IIR Filter Enable
ACON[1:0]	Used to control the function of the Area Pulse Generator <u>ACON1</u> <u>ACON0</u> 0 0 Area define signal turned off. 0 1 Area define signal used to update the internal register which holds the error calculated by the IIR filter. In other conditions the internal register which holds the error calculated by the IIR filter is enabled whenever the IIR filter is enabled. 1 0 Area Define signal used to enable the Analogue DC Correction circuitry in addition to the analogue enable generated from the INTBLCENB pulse generator. 1 1 Area Define signal is used to enable the IIR filter in addition to the IIR filter enable generated from the INTBLCENB pulse generator.

CONTROL BITS	DESCRIPTION																																				
ANALOGUE LOOP ENABLE DELAY (010001)																																					
ANDEL[7:0]	Sets the delay in INTBLCENB pulses before the Steering circuit steers the INTBLCENB pulse to the Analogue Loop Enable.																																				
ANALOGUE LOOP ENABLE WIDTH (010010)																																					
ANLINE[7:0]	Sets the number of INTBLCENB pulses to steer to the Analogue Loop Enable.																																				
INTBLCENB PULSE GENERATOR DELAY (010011)																																					
CLPDEL[7:0]	Sets the delay in pixels from the falling edge of BLCENB for the INTBLCENB pulse.																																				
INTBLCENB PULSE GENERATOR WIDTH (010100)																																					
CLPWID[7:0]	Sets the width of the INTBLCENB pulse.																																				
AREA PULSE GENERATOR LINE DELAY LSB (010101)																																					
LINDEL[7:0]	Sets the delay in HD pulses from the falling edge of VD for the vertical Area Pulse. Least significant 8 bits.																																				
AREA PULSE GENERATOR LINE DELAY MSB (010110)																																					
LINDEL[11:8]	Sets the delay in HD pulses from the falling edge of VD for the vertical Area Pulse. Most significant 4 bits.																																				
REFERENCE SELECT (010111)																																					
V375	Selects ADC reference voltage <table border="1"> <thead> <tr> <th>V375</th> <th>VRT-VRB</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0.5V</td> </tr> <tr> <td>1</td> <td>0.75V</td> </tr> </tbody> </table>	V375	VRT-VRB	0	0.5V	1	0.75V																														
V375	VRT-VRB																																				
0	0.5V																																				
1	0.75V																																				
AREA PULSE GENERATOR LINE WIDTH LSB (011000)																																					
LINWID[7:0]	Sets the width in HD pulses of the vertical Area Pulse. Least significant 8 bits.																																				
AREA PULSE GENERATOR LINE WIDTH MSB (011001)																																					
LINWID[11:8]	Sets the width in HD pulses of the vertical Area Pulse. Most significant 4 bits.																																				
AREA PULSE GENERATOR HORIZONTAL PIXEL DELAY LSB (011010)																																					
PIXDEL[7:0]	Sets the delay in pixels from the falling edge of HD for the horizontal Area Pulse. Least significant 8 bits.																																				
AREA PULSE GENERATOR HORIZONTAL PIXEL DELAY MSB (011011)																																					
PIXDEL[11:8]	Sets the delay in pixels from the falling edge of HD for the horizontal Area Pulse. Most significant 4 bits.																																				
AREA PULSE GENERATOR HORIZONTAL WIDTH LSB (011100)																																					
PIXWID[7:0]	Sets the width in pixels of the horizontal Area Pulse. Least significant 8 bits.																																				
AREA PULSE GENERATOR LINE HORIZONTAL WIDTH MSB (011101)																																					
PIXWID[11:8]	Sets the width in pixels of the horizontal Area Pulse. Most significant 4 bits.																																				
IIR FILTER COEFFICIENT (011110)																																					
COEFF[2:0]	Sets the IIR Filter Coefficient <table border="1"> <thead> <tr> <th>COEFF2</th> <th>COEFF1</th> <th>COEFF0</th> <th>Filter Coefficient</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> <td>5, RMS Noise Attenuation 18.0dB</td> </tr> <tr> <td>0</td> <td>0</td> <td>1</td> <td>6, RMS Noise Attenuation 21.0dB</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> <td>7, RMS Noise Attenuation 24.1dB</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>8, RMS Noise Attenuation 27.1dB</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> <td>9, RMS Noise Attenuation 30.1dB</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> <td>10, RMS Noise Attenuation 33.1dB</td> </tr> <tr> <td>1</td> <td>1</td> <td>0</td> <td>11, RMS Noise Attenuation 36.1dB</td> </tr> <tr> <td>1</td> <td>1</td> <td>1</td> <td>12, RMS Noise Attenuation 39.1dB</td> </tr> </tbody> </table>	COEFF2	COEFF1	COEFF0	Filter Coefficient	0	0	0	5, RMS Noise Attenuation 18.0dB	0	0	1	6, RMS Noise Attenuation 21.0dB	0	1	0	7, RMS Noise Attenuation 24.1dB	0	1	1	8, RMS Noise Attenuation 27.1dB	1	0	0	9, RMS Noise Attenuation 30.1dB	1	0	1	10, RMS Noise Attenuation 33.1dB	1	1	0	11, RMS Noise Attenuation 36.1dB	1	1	1	12, RMS Noise Attenuation 39.1dB
COEFF2	COEFF1	COEFF0	Filter Coefficient																																		
0	0	0	5, RMS Noise Attenuation 18.0dB																																		
0	0	1	6, RMS Noise Attenuation 21.0dB																																		
0	1	0	7, RMS Noise Attenuation 24.1dB																																		
0	1	1	8, RMS Noise Attenuation 27.1dB																																		
1	0	0	9, RMS Noise Attenuation 30.1dB																																		
1	0	1	10, RMS Noise Attenuation 33.1dB																																		
1	1	0	11, RMS Noise Attenuation 36.1dB																																		
1	1	1	12, RMS Noise Attenuation 39.1dB																																		
REVISION NUMBER (011111)																																					
REV[7:0]	The device revision number. This is ASCII representation of the device revision number i.e. 'A, B, C etc', as a seven bit number, e.g.: '41' = A, '42' = B, etc.																																				

APPLICATIONS RECOMMENDATIONS

SETTING UP THE WM8170 FOR BLACK LEVEL CORRECTION

The WM8170 requires that certain register bits are set in order to get the best performance from the WM8170, and so that all the Black Level Clamp features within the device are enabled. To help with this task, the following is a list of register bits that must be set, and what function the bit performs.

1. Set Reference Select, Address 17Hex (010111Bin) to 01Hex.

V357=1:	This will set the VRT-VRB voltage to 0.75Volts, which will give the best analogue performance from the WM8170.
---------	--
2. Set DC Correct Control, Address 0FHex (011111Bin) to 07Hex.

ACON[10]=00	Area Pulse Generator turned off.
STPIIR=0	The INTBLCENB pulse can be steered to the IIR Filter
STPANAL=0	The INTBLCENB pulse can be steered to the Analogue Loop Enable.
PGAUPD=0	Steer the INTBLCENB pulse to the Analogue Control Loop on every frame.
ENVD=1	Enable the Vertical Drive CCD timing signal (VD) operation. VD needs to be connected to the PDB/VD pin (No. 30).
ENHD=1	Enable the Horizontal Drive CCD timing signal (HD) operation. HD needs to be connected to the PBLK/HD pin (No. 26).
ENINTBLC=1	Control the Analogue Black Level Clamp from the INTBLCENB steering circuitry rather than from the BLCENB pin.
3. Set Analogue Enable Delay, Address 11Hex (010001Bin) to 04Hex.

ANDEL[7:0]=04	The Analogue Correction circuitry will be enabled 4 lines after the falling edge of the VD signal.
---------------	--
4. Set Analogue Enable Width, Address 12Hex (010010Bin) to 06Hex.

ANLINE[7:0]=06	The Analogue Correction Circuitry will be enabled for 6 lines.
----------------	--
5. Set INTBLCENB Delay, Address 13Hex (010011Bin) to 10Hex.

CLPDEL[7:0]=10	The INTBLCENB pulse will be enabled 17 (16+1) pixels after the falling edge of the BLCENB pin.
----------------	--
6. Set INTBLCENB Width, Address 14Hex (010100Bin) to 10Hex.

LINDEL[7:0]=10	The INTBLCENB pulse will be enabled for 16 pixels.
----------------	--
7. Set IIR Filter Coefficient, Address 1EHex (011110Bin) to 04Hex.

COEFF[2:0]=04	IIR Filter Coefficient set to 9, giving 30.1dB attenuation of the noise during the optically black pixels. This is the middle Filter Coefficient.
---------------	---

The device is now set up to use the internal black level circuitry. The Area Circuitry is not enabled or programmed at this time.

To enable debug of the signals, the PTDO pin has to be programmed and monitored with an oscilloscope. The oscilloscope should display VD, HD, BLCENB, PTDO, SHD, SHP. The oscilloscope should be triggered by VD.

8. Set Set-Up Register 2, Bits 7, 6, and 5 to 100Bin.

PTDO[2:0]=100	The Analogue DC Loop Enable Pulse is output onto the PTDO pin. The oscilloscope should show 6 negative going INTBLCENB pulses, occurring 4 lines after the falling edge of the VD signal. Each INTBLCENB pulse will be 16 pixels wide, occurring 17 pixels after the falling edge of the BLCENB signal.
---------------	---

9. Set Set-Up Register 2, Bits 7, 6 and 5 to 101Bin.

PTDO[2:0]=101 The IIR Filter Enable is output onto the PTDO pin. The oscilloscope should show the INTBLCENB pulses on all lines except those where there was an Analogue DC Loop Enable Pulse, i.e. for the 6 lines occurring 4 lines after the falling edge of the VD signal.

The Analogue Loop Enable and IIR Filter Enable, and the INTBLCENB pulses should now be matched to the CCD being used, by adjusting the register addresses 11Hex, 12Hex, 13Hex, 14Hex and 1EHex (numbers 3-7 Above).

RECOMMENDED EXTERNAL COMPONENTS

DEVICE DECOUPLING

The WM8170 contains a high speed 10-bit ADC and wide bandwidth signal amplifiers that are sensitive to noise on supply pins, reference pins and elsewhere. Therefore particular attention should be paid to the decoupling of the WM8170 to prevent unwanted noise from entering the signal path.

Figure 27 and Table 16 show the recommended decoupling capacitors and ground connections. Note that the analogue and digital ground pins are each connected to their respective separate analogue and digital ground return paths. Each analogue supply pin is decoupled to the analogue ground with a parallel combination of tantalum and ceramic capacitors. Each digital supply pin is decoupled to the digital ground with the same parallel capacitor combination.

For optimum performance each parallel capacitor combination should be connected as close to the particular supply pin as is physically possible.

The careful use of separate analogue and digital ground planes can help to prevent coupling of digital noise into the sensitive analogue sections of the internal device circuitry. The AGND and DGND connections should be star-pointed as close to the WM8170 as possible.





Figure 27 WM8170 External Components

COMPONENT REFERENCE	SUGGESTED VALUE	DESCRIPTION
FB1		Optional ferrite bead
FB2		Optional ferrite bead
FB3		Optional ferrite bead
FB4		Optional ferrite bead
C1	10 μ F	Decoupling to DGND for pin 39(DVDD1), pin 33(DVDD3) and pin 23(DVDD2)
C2	0.1 μ F	Decoupling to DGND for pin 39(DVDD1), pin 33(DVDD3) and pin 23(DVDD2)
C3	10 μ F	Decoupling to DGND for pin 42(CVDD)
C4	0.1 μ F	Decoupling to DGND for pin 42(CVDD)
C5	10 μ F	Decoupling to DGND for pin 3(DVDD4)
C6	0.1 μ F	Decoupling to DGND for pin 3(DVDD4)
C7	10 μ F	Decoupling to AGND for pin 10(AVDD1), pin 11(AVDD3) and pin 20(AVDD2)
C8	0.1 μ F	Decoupling to AGND for pin 10(AVDD1), pin 11(AVDD3) and pin 20(AVDD2)
C9	10 μ F	Decoupling to AGND for pin 12(VCLP)
C10	0.1 μ F	Decoupling to AGND for pin 12(VCLP)
C11	1 μ F	Decoupling to AGND for pin 14(VRT)
C12	0.1 μ F	Decoupling to AGND for pin 14(VRT)
C13	1 μ F	Decoupling to AGND for pin 15(VRB)
C14	0.1 μ F	Decoupling to AGND for pin 15(VRB)
C15	1 μ F	Decoupling to AGND for pin 16(VMID)
C16	0.1 μ F	Decoupling to AGND for pin 16(VMID)
CIN		Video input coupling capacitor to pin 18(DIN) and pin 19(PIN)
CNR		Capacitor between pin 32(NRESET) and DGND
RNR		Pull-up resistor between pin 32(NRESET) and pin 33(DVDD3)
RISET		Internal bias setting resistor between pin 13(ISET) and AGND

Table 16 Device Decoupling Components

PACKAGE DIMENSIONS



Symbols	Dimensions (Millimeters)		
	MIN	NOM	MAX
A	-----	-----	1.20
A₁	0.05	-----	0.15
A₂	0.95	1.00	1.05
b	0.17	0.22	0.27
c	0.09	-----	0.20
D	9.00 BSC		
D₁	7.00 BSC		
E	9.00 BSC		
E₁	7.00 BSC		
e	0.50 BSC		
L	0.45	0.60	0.75
Q	0°	3.5°	7°
Tolerances of Form and Position			
ccc	0.08		
REF:	JEDEC.95, MS-026		

- NOTES:
A. ALL LINEAR DIMENSIONS ARE IN MILLIMETERS.
B. THIS DRAWING IS SUBJECT TO CHANGE WITHOUT NOTICE.
C. BODY DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSION, NOT TO EXCEED 0.25MM.
D. MEETS JEDEC.95 MS-026, VARIATION = ABC. REFER TO THIS SPECIFICATION FOR FURTHER DETAILS.