

Z86C30/C31

CMOS Z8® 8-BIT CCP™ CONSUMER CONTROLLER PROCESSORS

FEATURES

■ The Z86C30/C31 Devices Have the Following General Characteristics:

Part	ROM	RAM	Speed
Z86C30	4 Kbyte	236 Bytes	12 MHz
Z86C31	2 Kbyte	124 Bytes	8 MHz

- 28-Pin Package Styles (DIP, SOIC, PCB Chip Carrier)
- 3.0 to 5.5 Volt Operating Range
- Operating Temperature: -40° to +105°C
- Low Power Consumption: 50 mW (Typical)
- Fast Instruction Pointer: 1.5 μs @ 8 MHz (Z86C31),
 1.0 μs @ 12 MHz (Z86C30)
- Two Programmable 8-Bit Counter/Timers Each with a 6-Bit Programmable Prescaler
- Two Standby Modes: STOP and HALT
- ROM Protect Option
- RAM Protect Option (Z86C30 Only)

- 24 Input/Output Lines (Two with Comparator Inputs)
- Seven Digital Inputs CMOS Levels, Schmitt-Triggered
- Three Digital Inputs CMOS Levels
- Three Expanded Register File Control Registers
- Low Voltage Protection
- Watch-Dog/Power-On Reset Timers
- Two Comparators with Programmable Interrupt Polarity
- Six Vectored, Priority Interrupts from Six Different Sources
- On-Chip Oscillator that Accepts a Crystal, Ceramic Resonator, LC, RC, or External Clock Drive.
- Software Programmable Low EMI Mode
- Open-Drain Mode on Three Ports
- Auto Latches

GENERAL DESCRIPTION

The Z86C30/C31 CCP™ (Consumer Controller Processors) are members of Zilog's the Z8® single-chip microcontroller family with enhanced wake-up circuitry, programmable watch-dog timers and low noise/EMI options. These enhancements result in a more efficient, cost-effective design and provide the user with increased design flexibility over the standard Z8 microcontroller core. With 4K/2K bytes of ROM and 236/124 bytes of RAM for the Z86C30 and Z86C31, respectively, these low cost, low power consumption CMOS microcontrollers offer fast execution, efficient use of memory, sophisticated interrupts, input/output bit manipulation capabilities, and easy hardware/software system expansion.

The Z86C30/C31 architecture is characterized by Zilog's 8-bit microcontroller core with an Expanded Register File to allow easy access to register mapped peripheral and I/O circuits. These devices offer a flexible I/O scheme, an efficient register and address space structure, and a number of ancillary features that are useful in many industrial, automotive, and industrial applications.

For applications demanding powerful I/O capabilities, the Z86C30/C31 provides 24 pins dedicated to input and output. These lines are grouped into three ports, eight lines per port, and are configurable under software control to provide timing, status signals, and parallel I/O with or without handshake.

GENERAL DESCRIPTION (Continued)

Three basic address spaces are available to support this wide range of configurations: Program Memory, Register File, and Expanded Register File. The Register File is composed of 236/124 bytes of general-purpose registers, three I/O port registers and 15 control and status registers. The Expanded Register File consists of three Control registers.

To unburden the system from coping with real-time tasks, such as counting/timing and input/output data communication, the Z86C30/C31 offers two on-chip counter/timers with a large number of user-selectable modes, and on-board comparators to process analog signals with a common reference voltage (Figure 1).

With powerful peripheral features such as on-board comparators, counter/timer(s), Watch-Dog Timer (WDT), the Z86C30/C31 meets the needs of a variety of sophisticated controller applications.

Notes:

All Signals with a preceding front slash, "/", are active Low, e.g., B//W (WORD is active Low); /B/W (BYTE is active Low, only).

Power connections follow conventional descriptions below:

Connection	Circuit	Device
Power	V _{cc}	V _{DD}
Ground	GND	V _{SS}




Figure 1. Z86C30/C31 Functional Block Diagram

PIN DESCRIPTION





Figure 2. 28-Pin DIP* Pin Configuration

P04 P27 P26 P25 P24 P23



P21 P20 P03 vss

P02

P01

P00

P05 P06 P07 Z86C30 VDD XTAL2 XTAL1 P31 P32 P33 P34 P35 P37 P36

Figure 3. 28-Pin PCB Chip Carrier Pin Configuration

Table 1. 28-Pin DIP* Pin Identification

Pin#	Symbol	Function	Direction
1-3	P25-27	Port 2, Pins 5,6,7	In/Output
4-7	P04-07	Port 0, Pins 4,5,6,7	In/Output
8 9	V _{cc} XTAL2	Power Supply Crystal Oscillator	Output
10	XTAL1	Crystal Oscillator	Input
11-13	P04-07	Port 3, Pins 1,2,3	Fixed Input
14-15	P34-35	Port 3, Pins 4,5	Fixed Output
16	P37	Port 3, Pin 7	Fixed Output
17	P36	Port 3, Pin 6	Fixed Output
18	P30	Port 3, Pin 0	Fixed Input
19-21	P00-02	Port 0, Pins 0,1,2	in/Output
22	GND	Ground	
23	P03	Port 0, Pins 3	In/Output
24-28	P20-24	Port 2, Pins 0,1,2,3,4	In/Output

Note:

Table 2. 28-Pin PCB Chip Carrier Pin Identification

Pin #	Symbol	Function	Direction
1-3 4-7 8	P25-27 P04-07 V _{cc}	Port 2, Pins 5,6,7 Port 0, Pins 4,5,6,7 Power Supply	In/Output In/Output
9	XTĂĽ2	Crystal Oscillator	Output
10 11-13 14-15 16 17	XTAL1 P04-07 P34-35 P37 P36	Crystal Oscillator Port 3, Pins 1,2,3 Port 3, Pins 4,5 Port 3, Pin 7 Port 3, Pin 6	Input Fixed Input Fixed Output Fixed Output Fixed Output
18 19-21 22 23 24-28	P30 P00-02 GND P03 P20-24	Port 3, Pin 0 Port 0, Pins 0,1,2 Ground Port 0, Pins 3 Port 2, Pins 0,1,2,3,4	Fixed Input In/Output In/Output In/Output

^{*} SOIC style package is identical in pin identification and configuration.

PIN FUNCTIONS


XTAL1. Crystal 1 (time-based input). This pin connects a parallel-resonant crystal, ceramic resonator, LC or RC network or external single-phase clock to the on-chip oscillator input.

XTAL2. Crystal 2(time-based output). This pin connects a parallel-resonant crystal, ceramic resonator, LC or RC network to the on-chip oscillator output.

Port 0 (P07-P00). Port 0 is an 8-bit, bi-directional, CMOS compatible I/O port. These eight I/O lines can be nibble programmed as P03-P00 input/output and P07-P04 input/

output, separately. The input buffers are Schmitt-Triggered and nibbles programmed as outputs can be globally programmed as either push-pull or open-drain. Low EMI output buffers can be globally programmed by the software. Port 0 can also be used as a handshake I/O port.

In Handshake Mode, Port 3 lines P32 and P35 are used as handshake control lines. The handshake direction is determined by the configuration (input or output) assigned to Port 0's upper nibble. The lower nibble must have the same direction as the upper nibble (Figure 4).






Figure 4. Port 0 Configuration

Port 2 (P27-P20). Port 2 is an 8-bit, bi-directional, CMOS compatible I/O port. These eight I/O lines can be configured under software control as inputs or outputs, independently. All input buffers are Schmitt-Triggered. Bits programmed as outputs may be globally programmed as either push-pull or open-drain. Low EMI output buffers can

be globally programmed by the software. When used as an I/O port, Port 2 can be placed under handshake control. In Handshake Mode, Port 3 lines P31 and P36 are used as handshake control lines. The handshake direction is determined by the configuration (input or output) assigned to bit 7 of Port 2 (Figure 5)




Figure 5. Port 2 Configuration

PIN FUNCTIONS (Continued)

Port3 (P37-P30). Port3 is an 8-bit, CMOS compatible port. These eight lines consist of four fixed inputs (P33-P30) and four fixed outputs (P37-P34), and can be configured under software for interrupt and port handshake functions. Port 3 pin 0 input is Schmitt-triggered. Pins P31, P32 and P33 are standard CMOS inputs (no auto latches) and pins P34, P35, P36, P37 are push-pull output lines. Two on-board comparators can process analog signals on P31 and P32 with reference to the voltage on P33. The comparator output can be outputted from P34 and P37, respectively, by setting PCON register (PCON) bit D0 to 1. The analog

function is enabled by programming the Port 3 Mode Register (P3M) (bit D1) for interrupt function. P30 and P33 are falling edge interrupt inputs. P31 and P32 are programmable as falling, rising, or both edge triggered interrupts (IRQ register bits 6 and 7). In Analog Mode, P33 is the comparator reference voltage input.

Access to Counter/Timer 1 is made through P31 (T_{IN}) and P36 (T_{Out}) . Handshake lines for Ports 0 and 2 are available on P3 pin 1 through 6 (Figure 6).




Figure 6. Port 3 Configuration

Table 3. Port 3 Pin Assignments

Pin	VO	CTC1	Analog	Int.	P0 HS	P2 HS
P30 P31 P32 P33	Z Z Z Z	T _{IN}	AN1 AN2 REF	IRQ3 IRQ2 IRQ0 IRQ1	D/R	D/R
P34 P35 P36 P37	TUO TUO TUO TUO	T _{out}	AN1-OUT		R/D	R/D

Notes:

HS = Handshake Signals

D = DAV

R ≈ RDY

Comparator Inputs. Port 3 Pin P31 and P32 each have a comparator front end. The comparator reference voltage, Pin P33, is common to both comparators. In analog mode, the P31 and P32 are the positive inputs to the comparators, and P33 is the reference voltage supplied to both comparators. In analog mode, the P31 and P32 are the positive inputs to the comparators, and P33 is the reference voltage supplied to both comparators. In digital mode, pin P33 can be used as a P33 register input or IRQ1 source. The comparator outputs can be programmed out on P34 and P37 by setting the PCON register bit D0 to a 1 state.

Auto Latch. The Auto Latch puts valid CMOS levels on all CMOS inputs (except P33, P32, P31) that are not externally driven. Whether this is 0 or 1, cannot be determined. A valid CMOS level, rather than a floating mode, reduces excessive supply current flow is the input buffer.

Note: Deletion of all port pin auto latches is available as a ROM mask option. The auto latch delete option is selected by the customer when the ROM code is submitted. P01M reg. bit D4 and D3 must be "0" with the Auto Latch Delete option.

Low EMI Emission. The Z86C30/C31 can be programmed to operate in a low EMI emission mode in the PCON register. The oscillator and all I/O ports can be programmed as low EMI emission mode independently. Use of this feature results in:

- The pre-drivers slew rate reduced to 10 ns typical.
- Low EMI output drivers have resistance of 200 Ohms (typical).
- Low EMI Oscillator.
- Internal SCLK/TCLK = XTAL operation limited to a maximum of 4 MHz - 250 ns cycle time, when Low EMI Oscillator is selected and system clock (SCLK = XTAL, SMR Reg. Bit D1 = 1).

FUNCTIONAL DESCRIPTION

The following special functions have been incorporated into the Z86C30/C31 CCPs to enhance the standard Z8® core architecture to provide the user with increased design flexibility.

Reset. The device is reset in one of the following conditions:

- Power-On Reset
- Watch-Dog Timer
- Stop-Mode Recovery Source
- Low Voltage Recovery

Having the auto Power-on Reset circuitry built-in, the Z86C30/C31 does not require an external reset circuit. The reset time is 5 ms (typical), plus 18 clock cycles.

The Z86C30/C31 does not re-initialize WDTMR, SMR, P2M, PCON and P3M registers to their reset values on a Stop-Mode Recovery operation.

Program Memory. The Z86C30/C31 can address up to 4K/2K bytes of internal program memory (Figure 7). The first 12 bytes of program memory are reserved for the interrupt vectors. These locations contain six, 16-bit vectors that correspond to the six available interrupts. Address 12 to 4095/2047 are reserved for the user ROM Program. After reset, the program counter points to the program start address at 000CH.

ROM Protect. The 4K/2K bytes of program memory is mask programmable. A ROM protect feature prevents "dumping" of the ROM contents by inhibiting execution of LDC and LDCI instructions to program memory in ALL modes. A ROM look up table cannot be used with this feature selected.

The ROM protect option is mask-programmable and is selected by the customer when the ROM code is submitted.

Expanded Register File (ERF). The register file has been expanded to allow for additional system control registers, mapping of additional peripheral devices and input/output ports into the register address area. The Z8 register address space R0 through R15 is implemented as 16 groups of 16 registers per group (Figure 8). These register groups are known as the Expanded Register File (ERF).

Bits 3-0 of the Register Pointer (RP) select the active ERF group. Bits 7-4 of register RP select the working register group (Figure 9). Three system configuration registers reside in the Expanded Register File at bank F (PCON, SMR, WDTMR). The rest of the Expanded Register is not physically implemented and is open for future expansion.




Figure 7. Program Memory Map

Z8® STANDARD CONTROL REGISTERS

RESET CONDITION D7 D6 D5 D4 D3 D2 D1 D0 REGISTER SPI Ū % FF U u U и U u υ % FE GPR U % FD RP 0 0 0 0 0 0 0 **REGISTER POINTER** υ υ υ υ υ U % FC FLAGS u 6 5 4 3 2 1 IMR υ U Ų υ υ U % FB U 0 0 ٥ % FA IRQ 0 0 0 0 0 Working Register Group Pointer Expanded Register IPR U υ υ υ υ U U % F0 Group Pointer 0 ٥ 1 1 % FB P01M 0 1 0 0 0 РЗМ 0 0 0 0 0 % F7 1 % F6 P2M U υ J U υ U 0 PRE0 % F5 % F4 TO c U υ ٥ υ υ C υ υ % F3 PRE1 υ c U υ 0 0 U U U υ U U υ **Z8 REGISTER FILE** % F2 T1 TMR 0 0 0 ٥ 0 0 0 0 %FF % F1 %F0 % F0 Reserved C30 Only C30 Only EXPANDED REG. GROUP (F) C30 Only RESET CONDITION REGISTER C30 Only % (F) 0F WOTMR 0 0 C30 Only % (F) 0E Reserved C30 Only % (F) 0D Reserved % (F) 0C Reserved C30 Only 0 0 0 0 0 0 % (F) 0B SMR % (F) 0A Reserved % (F) 09 Reserved % (F) 08 % (F) 07 Reserved Reserved % (F) 06 Reserved % (F) 05 Reserved % (F) 04 Reserved % (F) 03 Reserved %00 % (F) 02 Reserved Reserved % (F) 01 PCON % (F) 00 **EXPANDED REG. GROUP (0)** Notes: REGISTER RESET CONDITION * Will not be reset with a STOP-Mode Recovery. ** Will not be reset with a STOP-Mode Recovery, % (0) 03 P3 Ū except Bit D0. % (0) 02 P2 U U u u u υl u = Unknown % (0) 01 Reserved C U U υ υl


Figure 8. Expanded Register File Architecture

% (0) 00

P0

U U U U U

FUNCTIONAL DESCRIPTION (Continued)



Default setting after RESET = 00000000

Figure 9. Register Pointer Register

Register File. The register file consists of three I/O port registers, 236/124 general-purpose registers and 15 control and status registers and three system configuration registers in the expanded register group (See Figure 8). The instructions can access registers directly or indirectly through an 8-bit address field. This allows a short 4-bit register address using the Register Pointer (Figure 9 and 10). In the 4-bit mode, the register file is divided into 16 working register groups, each occupying 16 continuous locations. The Register Pointer addresses the starting location of the active working register group. The general-purpose registers on device power-up are undefined.

Note: Register Bank E0-EF can only be accessed through working register and indirect addressing modes. (This bank is available in Z86C30 only.)

General Purpose Register (GPR). The general purpose registers are undefined after the device is powered-up. The registers keep their last value after any reset, as long as the reset occurs in the $V_{\rm cc}$ voltage-specified operating range. **Note:** Register R254 has been designated as a general purpose register.




Figure 10. Register Pointer

RAM Protect (Z86C30 Only). The upper portion of the RAM's address spaces %80 to %EF (excluding the control registers) can be protected from reading and writing. The RAM Protect bit option is mask-programmable and is selected by the customer when the ROM code is submitted. After the mask option is selected, the user can activate from the internal ROM code to turn off/on the RAM Protect by loading a bit D6 in the IMR register to either a 0 or a 1, respectively. A 1 in D6 indicates RAM Protect enabled.

Stack. An 8-bit Stack Pointer (R255) is used for the internal stack that resides within the 236/124 general-purpose registers.

Counter/Timers. There are two 8-bit programmable counter/timers (T0-T1), each driven by its own 6-bit programmable prescaler. The T1 prescaler can be driven by internal or external clock sources; however, the T0 prescaler is driven by the internal clock only (Figure 11).




Figure 11. Counter/Timer Block Diagram

FUNCTIONAL DESCRIPTION (Continued)

The 6-bit prescalers can divide the input frequency of the clock source by any integer number from 1 to 64. Each prescaler drives its counter, which decrements the value (1 to 256) that has been loaded into the counter. When the counter reaches the end of count, a timer interrupt request, IRQ4 (T0) or IRQ5 (T1), is generated.

The counters can be programmed to start, stop, restart to continue, or restart from the initial value. The counters can also be programmed to stop upon reaching zero (single pass mode) or to automatically reload the initial value and continue counting (modulo-n continuous mode).

The counters, but not the prescalers, can be read at any time without disturbing their value or count mode. The clock source for T1 is user-definable and can be either the internal microprocessor clock divided by four, or an exter-

nal signal input through Port 3. The Timer Mode register configures the external timer input (P31) as an external clock; a trigger input that can be retriggerable or not-retriggerable; or as a gate input for the internal clock. Port 3 line P36 serves as a timer output (T_{our}) through which T0, T1 or the internal clock are output. The counter/timers can be cascaded by connecting the T0 output to the input of T1. T_{IN} Mode is enabled by setting R243 PRE1 Bit D1 to 0.

Interrupts. The Z86C30/C31 has six different interrupts from six different sources. The interrupts are maskable and prioritized (Figure 12). The six sources are divided as follows: four sources are claimed by Port 3 lines P33-P30 and two in counter/timers. The Interrupt Mask Register globally or individually enables or disables the six interrupt requests (Table 4).




Figure 12. Interrupt Block Diagram



Table 4. Interrupt Types, Sources, and Vectors

Name	Source	Vector Location	Comments
IRQ0	/DAV0, IRQ0	0, 1	External (P32), Rising/Falling Edge Triggered
IRQ1,	IRQ1	2, 3	External (P33), Falling Edge Triggered
IRQ2	/DAV2, IRQ2, T _{IN}	4, 5	External (P31), Rising/Falling Edge Triggered
IRQ3	IRQ3	6, 7	External (P30), Falling Edge Triggered
IRQ4	TO	8, 9	Internal
IRQ5	T1	10, 11	Internal

When more than one interrupt is pending, priorities are resolved by a programmable priority encoder that is controlled by the Interrupt Priority register. An interrupt machine cycle is activated when an interrupt request is granted; it disables all subsequent interrupts, saves the Program Counter and Status Flags, and then branches to the program memory vector location reserved for that interrupt. All Z86C30/C31 interrupts are vectored through locations in the program memory. This memory location and the next byte contain the 16-bit starting address of the interrupt service routine for that particular interrupt request.

To accommodate polled interrupt systems, interrupt inputs are masked and the interrupt request register is polled to determine which of the interrupt requests need service.

An interrupt resulting from AN1 is mapped into IRQ2, and an interrupt from AN2 is mapped into IRQ0. Interrupts

IRQ2 and IRQ0 may be rising, falling or both edge triggered, and are programmable by the user. The software can poll to identify the state of the pin.

Programming bits for the Interrupt Edge Select are located in the IRQ Register (R250), bits D7 and D6. The configuration is shown in Table 5.

Table 5. IRQ Register

iR	Q	interrup	t Edge
D7	D6	P31	P32
0	0	F	F
0	1	F	R
1	0	R	F
1	1	R/F	R/F

Notes:

F = Falling Edge

R = Rising Edge

FUNCTIONAL DESCRIPTION (Continued)

Clock. The Z86C30/C31 on-chip oscillator has a high-gain, parallel-resonant amplifier for connection to a crystal, RC, LC, ceramic resonator, or any suitable external clock source (XTAL1 = Input, XTAL2 = Output). The crystal should be AT cut, 10 kHz to 12 MHz max., with a series resistance (RS) less than, or equal to, 100 Ohms. (Note: The Z86C31 is 8 MHz max.)

The crystal should be connected across XTAL1 and XTAL2 using the vendor's recommended capacitors values from each pin directly to Ground, pin 22. This is to reduce ground noise injection. The RC oscillator option is mask-programmable, to be selected by the customer at the time ROM code is submitted. The RC oscillator configuration must be an external resistor connected from XTAL1 to XTAL2, with a frequency-setting capacitor from XTAL1 to Ground (Figure 13).




Figure 13. Oscillator Configuration

Power-On Reset (POR). A timer circuit clocked by a dedicated on-board RC oscillator is used for the Power-On Reset (POR) timer function. The POR timer allows V_{cc} and the oscillator circuit to stabilize before instruction execution begins.

The POR timer circuit is a one-shot timer triggered by one of three conditions:

- 1. Power-fail to Power-OK status
- 2. Stop-Mode Recovery (if D5 of SMR=1)
- WDT time-out

The POR time is $T_{\rm POR}$. Bit 5 of the STOP mode register determines whether the POR timer is bypassed after Stop-Mode Recovery (typical for external clock, and RC/LC oscillators with fast start up time).

HALT. Turns off the internal CPU clock, but not the XTAL oscillation. The counter/timers and external interrupt IRQ0, IRQ1, IRQ2 and IRQ3, remain active. The device may be recovered by interrupts, either external or internal generated.

In order to enter STOP or HALT mode, it is necessary to first flush the instruction pipeline to avoid suspending execution in mid-instruction. To do this, the user must execute a NOP (opcode=FFH) immediately before the appropriate sleep instruction, i.e.:

FF NOP ; clear the pipeline 6F STOP ; enter STOP mode or

FF NOP ; clear the pipeline 7F HALT ; enter HALT mode

STOP. This instruction turns off the internal clock and external crystal oscillation and reduces the standby current. The STOP mode is terminated by a RESET only, either by WDT time-out, POR; or SMR recovery. This causes the processor to restart the application program at address 000C (HEX).



Port Configuration Register (PCON). The Port Configuration Register (PCON) configures the ports individually: Comparator Output on Port 3, Open-Drain on Port 0, Low EMI Noise on Ports 0, 2, and 3, and Low EMI Noise Oscillator. The PCON Register is located in the Expanded Register File at bank F, location 00 (Figure 14).

Comparator Output Port 3 (D0). Bit 0 controls the comparator use in Port 3. A 1 in this location brings the comparator outputs to P34 and P37 and a 0 releases the Port to its standard I/O configuration.

Port 0 Open-Drain (D2). Port 0 is configured as an opendrain by resetting this bit (D2=0) and configured as Pull-up Active by setting D2 = 1. The default value is 1.

Low EMI Port 0 (D3). Port 0 is configured as a Low EMI Port by resetting this bit (D3=0) and configured as a Standard Port by setting D3=1. The default value is 1.

Low EMI Port 2 (D5). Port 2 is configured as a Low EMI Port by resetting this bit (D5=0) and configured as a Standard Port by setting D5=1. The default values is 1.




Figure 14. Port Configuration Register (Write Only)

Low EMI Port 3 (D6). Port 3 is configured as a Low EMI Port by resetting this bit (D6=0) and configured as a Standard Port by setting D6=1. The default values is 1.

Low EMI OSC (D7). This bit of the PCON Register controls the low EMI noise oscillator. A 1 in this location configures the oscillator with standard drive, while a 0 configures the oscillator with low-noise drive, it does not affect the relationship of SCLK and XTAL.




Figure 15. Stop-Mode Recovery Register (Write Only Except Bit D7 Which is Read Only)

FUNCTIONAL DESCRIPTION (Continued)

STOP-Mode Recovery Register (SMR). This register selects the clock divide value and determines the mode of Stop-Mode Recovery (Figure 15). All bits are Write Only, except Bit 7 which is a Read Only. Bit 7 is a flag bit that is hardware set on the condition of STOP Recovery and reset by a power- on cycle. Bit 6 controls whether a low level or high level is required from the recovery source. Bit 5 controls the reset delay after recovery. Bits 2, 3, and 4 of the SMR register specify the source of the STOP-Mode Recovery signal. Bits 0 and 1 determine the time-out period of the WDT (Table 7). The SMR is located in bank F of the Expanded Register Group at address OBH.

SCLK/TCLK Divide-by-16 Select (D0). D0 of the SMR controls a divide-by-16 prescaler of SCLK/TCLK. The purpose of this control is to selectively reduce device power consumption during normal processor execution

(SCLK control) and/or HALT mode (TCLK sources, counter/ timers, and interrupt logic). The default setting after either a Reset or a Stop-Mode Recovery is 0.

External Clock Divide-by-2 (D1). This bit can eliminate the oscillator divide-by-2 circuitry. When this bit is 0. SCLK (System Clock) and TCLK (Timer Clock) are equal to the external clock frequency divided by two. The SCLK/TCLK is equal to the external clock frequency when this bit is set (D1 = 1). Using this bit, together with D7 of PCON, further helps lower EMI [i.e., D7 (PCON) = 0, D1 (SMR) = 1]. The default setting is 0.

STOP-Mode Recovery Source (D2, D3, and D4). These three bits of the SMR specify the wake-up source of the STOP-Mode Recovery (Figure 16).




Figure 16. STOP-Mode Recovery Source

Table 6. STOP-Mode Recovery Source

D4	SMR D3	D2	Operation Description of action
0	0	0	POR recovery only
Ó	Ó	1	P30 transition
0	1	0	P31 transition (Not in Analog Mode.)
0	1	1	P32 transition (Not in Analog Mode.)
1	0	0	P33 transition (Not in Analog Mode.)
1	0	1	P27 transition
1	1	0	Logical NOR of Port 2, bits 0-3
1	1	1	Logical NOR of Port 2, bits 0-7

STOP-Mode Recovery Delay Select (D5). This bit disables the 5 ms RESET delay after STOP-Mode Recovery. The default condition of this bit is 1. If the "fast" wake up is selected, the STOP-Mode Recovery source needs to be kept active for at least 5 TpC.

STOP-Mode Recovery Level Select (D6). A 1 in this bit position indicates that a high level on any one of the recovery sources wakes the Z86C30/C31 from STOP mode. A 0 indicates low level recovery. The default is 0 on POR (Figure 16).

Cold or Warm Start (D7). This bit is set by the device upon entering STOP mode. A 0 in this bit (cold) indicates that the device was reset by POR RESET. A 1 in this bit (warm) indicates that the device awakens by a SMR source.

Watch-Dog Timer Mode Register (WDTMR). The WDT is a retriggerable one-shot timer that will reset the Z8 if it reaches its terminal count. The WDT is initially enabled by executing the WDT instruction and refreshed on subsequent executions of the WDT instruction. The WDT cannot be disabled after it has been initially enabled. The WDT circuit is driven by an on-board RC oscillator or external oscillator from XTAL1 pin. The POR clock source is selected with bit 4 of the WDT register.

Note: Execution of the WDT instruction affects the Z (zero), S (sign), V (overflow) flags.

WDT Time Select (D0, D1). Bits 0 and 1 control a tap circuit that determines the time-out period. Table 6 shows the different values that can be obtained. The default value of D0 and D1 are 1 and 0, respectively.

Table 7. Time-out Period of the WDT

D1	D0	Time-out of Internal RC OSC	Time-out of XTAL clock
0	0	5 ms min	256 TpC
0	1	15 ms min	512 TpC
1	0	25 ms min	1024 TpC
1	1	100 ms min	4096 TpC

Notes:

TpC = XTAL clock cycle The default on reset is 15 ms. The values given are for $V_{CC} = 5.0V$

WDT During HALT (D2). This bit determines whether or not the WDT is active during HALT mode. A 1 indicates active during HALT. The default is 1.


WDT During STOP (D3). This bit determines whether or not the WDT is active during STOP mode. A 1 indicates active during STOP. A 0 will disable the WDT during STOP mode. Since the on-board OSC is stopped during STOP mode, the WDT clock source has to select the on-board RC OSC for the WDT to recover from STOP mode. The default is 1.

Clock Source for WDT (D4). This bit determines which oscillator source is used to clock the internal POR and WDT counter chain. If the bit is a 1, the internal RC oscillator is bypassed and the POR and WDT clock source is driven from the external pin, XTAL1. The default configuration of this bit is 0, which selects the RC oscillator.

FUNCTIONAL DESCRIPTION (Continued)

WDTMR Register Accessibility. The WDTMR register (Figure 17) is accessible only during the first 64 system clock cycles from the execution of the first instruction after Power-On Reset, Watch-Dog Timer reset or a STOP-Mode Recovery. After this point, the register cannot be modified by any means, intentional or otherwise. The WDTMR cannot be read and is located in Bank F of the Expanded Register Group at address location 0FH (Figure 18).

Note: The WDT can be permanently enabled through a mask programming option on the Z86C30/C31. This option is selected by the customer at the time of ROM code submittal. In this mode, WDT is always activated when the device comes out of reset. Execution of the WDT instruction serves to refresh the WDT time-out period. WDT operation in the HALT and STOP modes is controlled by WDTMR programming. If this mask option is not selected at the time of ROM code submission, the WDT must be activated by the user through the WDT instruction and is always disabled by any reset to the device.



* Default setting after RESET

Figure 17. Watch-Dog Timer Mode Register (Write Only)




Figure 18. Resets and WDT

FUNCTIONAL DESCRIPTION (Continued)

Low Voltage Protection. An on-board Voltage Comparator checks that V_{cc} is at the required level to ensure correct operation of the device. Reset is globally driven if V_{cc} is below the referenced Low Voltage Protection trip point voltage. The minimum operating voltage for functionality varies with temperature and operating frequency, while the Low Voltage Protection trip point voltage (V_{LV}) varies with temperature only.

The Low Voltage Protection trip voltage (V_{LV}) is less than 3 volts and above 1.4 volts under the following conditions.

Maximum (V_{vL}) Conditions:

Case 1: T_A = ~40°C to +105°C, Internal Clock (SCLK) Frequency equal or less than 1 MHz Case 2: $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, Internal Clock (SCLK) Frequency equal to or less than 2 MHz

Note: The internal clock frequency (SCLK) is determined by SMR (F) 0B bit D1.

The Z86C30/C31 functions normally at or above 3.0V under all conditions. Below 3.0V, the devices are guaranteed to function normally until the Low Voltage Protection trip point (V_{LV}) is reached for the temperatures and operating frequencies in Case 1 and Case 2 above. The actual Low Voltage Protection trip point is a function of temperature and process parameters (Figure 19).




Figure 19. Typical Z86C30/C31 V_{LV} Voltage vs Temperature



ABSOLUTE MAXIMUM RATINGS

Parameter	Min	Max	Units
Ambient Temperature under Bias	-40	+105	С
Storage Temperature	-65	+150	C
Voltage on any Pin with Respect to V _{ss} [Note 1]	-0.6	+7	V
Voltage on V _{pp} Pin with Respect to V _{ss}	-0.3	+7	V
Voltage on XTAL1 and /RESET Pins with Respect to V _{ss} [Note 2]	-0.6	V _{DD} +1	V
Total Power Dissipation		770	mW
Maximum Current out of V _{ss}		140	mΑ
Maximum Current into V _{nn}		125	mΑ
Maximum Current into an Input Pin [Note 3]	-600	+600	μΑ
Maximum Current into an Open-Drain Pin [Note 4]	-600	+600	μA
Maximum Output Current Sinked by Any I/O Pin		25	mA
Maximum Output Current Sourced by Any I/O Pin		25	mΑ

Notes:

- [1] This applies to all pins except XTAL pins and where otherwise noted.
- [2] There is no input protection diode from pin to V_{nn}.
- [3] This excludes XTAL pins.
- [4] Device pin is not at an output Low state.

Notice:

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for an

extended period may affect device reliability. Total power dissipation should not exceed 770 mW for the package. Power dissipation is calculated as follows:

$$\begin{array}{ll} \text{Total Power Dissipation} &=& V_{\text{DD}} \times \left[\ I_{\text{DD}} - (\text{sum of } I_{\text{OH}}) \ \right] \\ &+& \text{sum of } \left[\ (V_{\text{DC}} - V_{\text{OH}}) \times I_{\text{OH}} \right] \\ &+& \text{sum of } (V_{\text{QL}} \times I_{\text{QL}}) \end{array}$$

STANDARD TEST CONDITIONS

The characteristics listed below apply for standard test conditions as noted. All voltages are referenced to Ground. Positive current flows into the referenced pin (Figure 20).




Figure 20. Test Load Diagram

CAPACITANCE

 $T_A = 25$ °C, $V_{CC} = GND = 0V$, $f \approx 1.0$ MHz, unmeasured pins returned to GND.

Parameter	Min	Max
Input capacitance	0	12 pF
Output capacitance	0	12 pF
I/O capacitance	0	12 pF



DC ELECTRICAL CHARACTERISTICS Z86C30/C31

	_	V _{cc}		to +105°C	Typical			
Sym	Parameter	Note[3]	Min	Max	@ 25°C	Units	Conditions	Notes
V _{CH}	Clock Input High Voltage	3.0V 5.5V	$\begin{array}{c} 0.7~\mathrm{V_{cc}} \\ 0.7~\mathrm{V_{cc}} \end{array}$	V _{cc} +0.3 V _{cc} +0.3	1.3 2.5	V	Driven by External Clock Generator Driven by External Clock Generator	
V _{CL}	Clock Input Low Voltage	3.0V 5.5V	GND -0.3 GND -0.3	0.2 V _{cc} 0.2 V _{cc}	0.7 1.5	V	Driven by External Clock Generator Driven by External Clock Generator	
V_{IH}	Input High Voltage	3.3V 5.0V	0.7 V _{cc} 0.7 V _{cc}	V _{cc} +0.3 V _{cc} +0.3	1.3 2.5	V		
$\overline{V_{iL}}$	Input Low Voltage	3.0V 5.5V	GND-0.3 GND -0.3	0.2 V _{cc} 0.2 V _{cc}	0.7 1.5	V V		
$V_{\rm OH}$	Output High Voltage (Low EMI Mode)	3.0V 5.5V	V _{cc} -0.4 V _{cc} -0.4	O.Z VCC	3.1 4.8	v V	$I_{OH} = -0.5 \text{ mA}$ $I_{OH} = -0.5 \text{ mA}$	
V _{OH1}	Output High Voltage	3.0V 5.5V	V _{cc} -0.4 V _{cc} -0.4		3.1 4.8	V	$I_{OH} = -2.0 \text{ mA}$ $I_{OH} = -2.0 \text{ mA}$	[8] [8]
V _{OL}	Output Low Voltage (Low EMI Mode)	3.0V 5.5V		0.6 0.4	1.3 2.5	 V	I _{OL} = 1.0 mA I _{OL} = 1.0 mA	
V_{OL1}	Output Low Voltage	3.0V 5.5V		0.6 0.4	0.2 0.1	V V	$I_{OH} = +4.0 \text{ mA}$ $I_{OL} = +4.0 \text{ mA}$	[8] [8]
V _{OL2}	Output Low Voltage	3.0V 5.5V		1.2 1.2	0.3 0.3	V V	$I_{0L}^{OL} = +6 \text{ mA}, 3 \text{ Pin Max}$ $I_{0L} = +12 \text{ mA}, 3 \text{ Pin Max}$	[8] [8]
V _{RH}	Reset Input High Voltage	3.0V 5.5V	0.8 V _{cc} 0.8 V _{cc}	V _{cc}	1.5 2.1	V	·	_
$V_{\rm RI}$	Reset Input Low Voltage	3.3V 5.0V	GND-0.3 GND -0.3	V _{cc} 0.2 V _{cc} 0.2 V _{cc}	1.1 1.7	·		
V _{OFFSET}	Comparator Input Offset Voltage	3.0V 5.5V		25 25	10 10	mV mV		
V _{ICR}	Input Common Mode Voltage Range	3.0V 5.5V 3.0	0 0 0	V _{cc} -1.5V V _{cc} -1.5V V _{cc} -1.0V		V V V		[10] [10] [13]
l _{IL}	Input Leakage	5.5 3.0V 5.0V	0 1 1	V _{cc} –1.0V 2 2	<1 <1	۷ ۸بر ۸ب	$V_{IN} = 0V, V_{CC}$ $V_{IN} = 0V, V_{CC}$	[13]
I _{OL}	Output Leakage	3.0V 5.5V	1 1	2 2	<1	μA	V _{IN} = OV, V _{CC} V _{IN} = OV, V _{CC}	
l _{IR}	Reset Input Current	3.0V 5.5V	-1	-130 -180	<1 -60 -80	дА ДА ДД	V _{IN} = UV, V _{CC}	
I _{cc}	Supply Current	3.0V 5.5V 3.0V 5.5V		10 15 15 20	4 10 5 15	mA mA mA mA	@ 8 MHz @ 8 MHz @ 12 MHz @ 12 MHz	[4,5] [4,5,15] [4,5,15] [4,5]



Sym	Parameter	V _{cc} Note[3]	T _A =0°C to +70°C Min Max	T _A = -40 to +105 Min I	O°C S°C Max	Typical @ 25°C	Units	Conditions	Notes
l _{CC1}	Standby Current	3.0V	3		3	1	mA	HALT mode V _{IN} = OV,V _{CC} @ 8 MHz	[4,5]
001	•	5.5V	5		5	2.4	mΑ	HALT mode V _{IN} = OV,V _{cc} @ 8 MHz	[4,5]
		3.0V	4		4	1.5	mΑ	HALT mode $V_{IN}^{m} = OV, V_{CC}^{\infty} @ 12 MHz$	[4,5,15]
		5.5V	6		6	3.2	mΑ	HALT mode V _{IN} = OV, V _{CC} @ 12 MHz	[4,5,15]
		3.0V	2		2	0.8	mΑ	Clock Divide by 16 @ 8 MHz	[4,5]
		5.5V	4		4	1.8	mΑ	Clock Divide by 16 @ 8 MHz	[4,5]
		3.0V	3		3	1.2	mΑ	Clock Divide by 16 @ 12 MHz	[4,5,15]
		5.5V	5		5	2.5	mΑ	Clock Divide by 16 @ 12 MHz	[4,5,15]
l _{cc2}	Standby Current	3.0V	8		15	1	μA	STOP mode VIN = 0V, V _{cc} WDT is not Running	[6,11]
		5.5V	10		20	2	μА	STOP mode VIN = OV, V _{cc} WDT is not Running	[6,11]
		3.0V	500	(000	310	μΑ	STOP mode VIN = OV, V _{cc} WDT is Running	[6,11]
		5.5V	800	1	000	600	μА	STOP mode VIN = 0V, V _{cc} WDT is Running	[6,11]
ALL	Auto Latch Low Current	3.0V	8		25	16	μА	OV < V _{IN} < V _{CC}	[9]
		5.5V	15		42	23	μA	$0V < V_{NN} < V_{CC}$	[9]
ALH	Auto Latch High Current	3.0V	– 5		-18	-13	μA	0V < V _{IN} < V _{CC}	[9]
		5.5V	-8	•	-26	-17	μA	$OV < V_{iN} < V_{CC}$	[9]
T _{POR}	Power-On Reset	3.0V	7 24		25	8.5	ms		
		5.5V	3 13		14	5	ms		
V _{LV}	V _{cc} Low Voltage Protection Voltage		1.5 2.8	1.5	3.0	2.1	٧	2 MHz max Int. CLK Freq.	[7]

[1]	loci	Тур	Max	Unit	Freq
	Clock Driven	0.3 mA	5	mA	8 MHz
	Crystal or Resonator	24 mA	5	mΑ	8 MHz

[2] GND=0V.

- The V_{cc} voltage specification of 3.0 guarantees 3.3V \pm 0.3 V and the V_{∞} voltage specification of 5.5 V guarantees 5.0 V \pm 0.5 V. [4] All outputs unloaded, I/O pins floating, inputs at rail.
- [5] CL1 = CL2 = 100 pF
- [6] Same as note [4] except inputs at V_{cc}.
 [7] The V_{tv} increases as the temperature decreases.
- [8] Standard Mode (not Low EMI Mode)
- [9] Auto Latch (mask option) selected
- [10] For analog comparator inputs when analog comparators are enabled.
- [11] Clock must be forced Low, when XTAL1 is clock-driven and XTAL2 is floating.
- [12] Excludes clock pins.
- [13] Temperature is 0° to +70°C.
- [14] Auto Latch Delete option is not selected.
- [15] Z86C30 only.

AC ELECTRICAL CHARACTERISTICS Additional Timing Diagram




Figure 21. Additional Timing



AC ELECTRICAL CHARACTERISTICS

Additional Timing Table (For SCLK/TCLK = XTAL/2)

No	Sym	Parameter	V _{cc} Note[6]	T _A = 0°C to 8 MHz Min	o +70°C : (C31) Max		to +105°C Iz (C30) Max	Units	Notes
1	ТрС	Input Clock Period	3.0V	125	DC	83	DC	ns	[1,7,8]
2	TrC,TfC	Clock Input Rise and Fall Times	5.5V 3.0V 5.5V	125 25 25	DC	83 15 15	DC	ns ns ns	[1,7,8] [1,7,8] [1,7,8]
3	TwC	Input Clock Width	3.0V	62.5		62.5		ns	[1,7,8]
4	TwTinL	Timer Input Low Width	5.5V 3.0V 5.5V	62.5 100 70		62.5 100 70		ns ns ns	[1,7,8] [1,7,8] [1,7,8]
5 6	TwTinH TpTin	Timer Input High Width Timer Input Period	3.0V 5.5V 3.0V	5TpC 5TpC 8TpC	, .	5TpC 5TpC 8TpC			[1,7,8] [1,7,8] [1,7,8]
U	ipini	Tittle: Input Lenou	5.5V	8TpC		8TpC			[1,7,8]
7	TrTin, TfTin	Timer Input Rise and Fall Timer	3.0V 5.5V		100 100		100 100	ns ns	[1,7,8] [1,7,8]
8A	TwlL	Int. Request Low Time	3.0V 5.5V	100 70		100 70		ns ns	[1,2,7,8] [1,2,7,8]
8B	TwlL	Int. Request Low Time	3.0V 5.5V	5TpC 5TpC		5TpC 5TpC			[1,3,7,8] [1,3,7,8]
9	TwlH	Int. Request Input High Time	3.0V 5.5V	5TpC 5TpC		5TpC 5TpC			[1,2,7,8] [1,2,7,8]
10	Twsm	Stop-Mode Recovery Width Spec	3.0V 5.5V	12 12		12 12		ns ns	[4,8] [4,8]
11	Tost	Oscillator Start-up Time	3.0V 5.5V	12	5TpC 5TpC		5TpC 5TpC		[4,9] [4,9]
12	Twat	Watch-Dog Timer Delay Time	3.0V 5.5V	6.0 3.0		6.0 3.0		ms ms	D0=0[5,11] D1=0 [5,11]
			3.0V	20		20		ms	D0=1 [5,11]
			5.5V 3.0V	10 33		10 33		ms ms	D1=0 [5,11] D0=0 [5,11]
			5.5V 3.0V 5.5V	16 132 66		16 132 66		ms ms ms	D1=1 (5,11) D0=1 (5,11) D1=1(5,11)

Notes:

- [1] Timing Reference uses 0.7 $V_{\rm cc}$ for a logic 1 and 0.2 $V_{\rm cc}$ for a logic 0.
- [2] Interrupt request through Port 3 (P33-P30)
- [3] Interrupt request through Port 3 (P30).
- [4] SMR-D5 = 1, POR STOP mode delay is on.
- [5] Reg. WDTMR.
- [6] The V_{cc} voltage specification of 3.0 guarantees 3.3V ±0.3V and the V_{cc} voltage specification of 5.5V guarantees 5.0V ±0.5V.
- [7] SMR D1=0.
- [8] Maximum frequency for internal system clock is 4 MHz when using XTAL divide-by-1 mode.
- [9] For RC and LC oscillator, and for oscillator driven by clock driver.
- [10] Standard mode (not Low EMI output ports).
- [11] Using internal RC
- [12] Z86C31 max. freq. = 8 MHz; Z86C30 max. freq. = 12 MHz.



AC ELECTRICAL CHARACTERISTICS

Additional Timing Table (Divide-By-One Mode)

			V _{cc}	T _A = 0°C 1		T _A = -40°C	to +105°C	-	
No	Symbol	Parameter	Note [6]	Min	Max	Min	Max	Units	Notes
1	TpC	Input Clock Period	3.0V	250	DC	250	DC	ns	[1,7,8]
			5.5V	250	DĊ	250	DC	ns	[1,7,8]
2	TrC,TfC	Clock Input Rise and Fall Times	3.0V		25		25	ns	[1,7,8]
			5.5V		25		25	ns	[1,7,8]
3	TwC	Input Clock Width	3.0V	100		100		ns	[1,7,8]
			5.5V	100		100		ns	[1,7,8]
4	TwTinL	Timer Input Low Width	3.0V	100		100		ns	[1,7,8]
		·	5.5V	70		70		ns	[1,7,8]
5	TwTinH	Timer Input High Width	3.0V	ЗТрС		ЗТрС			[1,7,8]
			5.5V	3TpC		3TpC			[1,7,8]
6	TpTin	Timer Input Period	3.0V	4TpC		4TpC			[1,7,8]
			5.5V	4TpC		4TpC			[1,7,8]
7	TrTin,	Timer Input Rise and Fall Timer	3.0V		100		100	ns	[1,7,8]
	TfTin		5.5V		100		100	ns	[1,7,8]
A8	TwlL	Int. Request Low Time	3.0V	100		100		ns	[1,2,7,8]
			5.5V	70		70		ns	[1,2,7,8]
8B	TwlL	Int. Request Low Time	3.0V	ЗТрС	-	ЗТрС			[1,3,7,8]
			5.5V	3TpC		ЗТрС			[1,3,7,8]
9	TwlH	Int. Request Input High Time	3.0V	3TpC		3TpC			[1,2,7,8]
			5.5V	ЗТрС		2TpC			[1,2,7,8]
10	Twsm	STOP-Mode Recovery Width Spec	3.0V	12		12		ns	[4,8]
		•	5.5V	12		12		ns	[4,8]
11	Tost	Oscillator Startup Time	3.0V		5TpC		5TpC		[4,8,9]
		•	5.5V		5TpC		5TpC		[4,8,9]

- [1] Timing Reference uses 0.7 V_{cc} for a logic 1 and 0.2 V_{cc} for a logic 0.
 [2] Interrupt request via Port 3 (P33-P31).
 [3] Interrupt request via Port 3 (P30).

- [4] SMR-D5 = 1, POR STOP mode delay is on.
- [5] Reg. WDTMR.
- [6] The V_{cc} voltage specification of 3.0 guarantees 3.3V ±0.3V and the V_{cc} voltage specification of 5.5V guarantees 5.0V ±0.5V. [7] SMR D1 = 0.
- [8] Maximum frequency for internal system clock is 4 MHz when using XTAL divide-by-1 mode.
- [9] For RC and LC oscillator, and for oscillator driven by clock driver.

AC ELECTRICAL CHARACTERISTICS

Handshake Timing Table




Figure 22. Input Handshake Timing




Figure 23. Output Handshake Timing



AC ELECTRICAL CHARACTERISTICS (Continued) Handshake Timing Table

No	Sym	Parameter	V _{cc}	T _A =0°C to 8 MHz Min	o +70°C (C31) Max	T _A = -40°C 12 MHz Min		Data Direction	Notes
1	TsDI(DAV)	Data In Setup Time	3.0V	0		0		iN	[2]
2	ThDI(DAV)	Data In Hold Time	5.5V 3.0V 5.5V	0 160 115		0 160 115		IN IN IN	[2] [2] [2]
3	TwDAV	Data Available Width	3.0V 5.5V	155 110		155 110		iN IN	[2] [2]
4	TdDAVI(RDY)	DAV Fall to RDY Fall Delay	3.0V 5.5V		160 115		160 115	IN IN	[2] [2]
5	TdDAVId(RDY)	DAV Rise to RDY Rise Delay	3.0V 5.5V		120 80		120 80	IN IN	[2] [2]
6	RDY0d(DAV)	RDY Rise to DAV Fall Delay	3.0V 5.5V	0 0		0 0		IN IN	[2] [2]
7	TdD0(DAV)	Data Out to DAV Fall Delay	3.0V 5.5V	63 63		42 42		OUT OUT	[2] [2]
8	TdDAV0(RDY)	DAV Fall to RDY Fall Delay	3.0V 5.5V	0		0		OUT OUT	[2] [2]
9	TdRDY0(DAV)	RDY Fall to DAV Rise Delay	3.0V 5.5V		160 115		160 115	OUT	[2] [2]
10	TwRDY	RDY Width	3.0V 5.5V	110 80	,	110	80	OUT	[2] [2]
11	TdRDY0d(DAV)	RDY Rise to DAV Fall Delay	3.0V 5.5V		110 80		110 80	OUT OUT	[2] [2]

Notes:

 ¹¹ The V_{cc} voltage specification of 3.0 guarantees 3.3V ±0.3V and the V_{cc} voltage specification of 5.5V guarantees 5.0V ±0.5V.
 22 Standard Mode (not Low EMI mode on output ports).
 23 Z86C31 max. freq. = 8 MHz; Z86C30 max. freq. = 12 MHz.

EXPANDED REGISTER FILE CONTROL REGISTERS




Figure 24 Stop Mode Pacovery De

Figure 24. Stop-Mode Recovery Register (Write only Except Bit D7 Which is Read Only)




Figure 26. Port Configuration Register (Write Only)

Z8® CONTROL REGISTER DIAGRAMS




Figure 27. Reserved




Figure 28. Timer Mode Register (F1_u: Read/Write)




Figure 29. Counter Timer 1 Register (F2,: Read/Write)




Figure 30. Prescaler 1 Register (F3_u: Write Only)




Figure 31. Counter/Timer 0 Register (F4_u: Read/Write)




Figure 32. Prescaler 0 Register (F5_u: Write Only)




Figure 33. Port 2 Mode Register (F6_u: Write Only)

Z8® CONTROL REGISTER DIAGRAMS (Continued)




Figure 34. Port 3 Mode Register (F7_n: Write Only)




Figure 35. Port 0 and 1 Mode Register (F8.: Write Only)




Figure 36. Interrupt Priority Register (F9_u: Write Only)



Z8® CONTROL REGISTER DIAGRAMS (Continued)




Figure 37. Interrupt Request Register (FA_u: Read/Write)




Figure 38. Interrupt Mask Register (FB_u: Read/Write)




Figure 39. Flag Register (FC_H: Read/Write)




Figure 40. Register Pointer (FD_u: Read/Write)




Figure 41. General-Purpose Register




Figure 42. Stack Pointer (FF_u: Read/Write)



INSTRUCTION SET NOTATION

Addressing Modes. The following notation is used to describe the addressing modes and instruction operations as shown in the instruction summary.

Symbol	Meaning
IRR	Indirect register pair or indirect working-
	register pair address
Irr	Indirect working-register pair only
X	Indexed address
DA	Direct address
RA	Relative address
IM	Immediate
R	Register or working-register address
r	Working-register address only
IR	Indirect-register or indirect
	working-register address
Ir	Indirect working-register address only
RR	Register pair or working register pair address

Symbols. The following symbols are used in describing the instruction set.

Symbol	Meaning						
dst	Destination location or contents						
src	Source location or contents						
CC	Condition code						
@	Indirect address prefix						
SP	Stack Pointer						
PC	Program Counter						
FLAGS	Flag register (Control Register 252)						
RP	Register Pointer (R253)						
IMR	Interrupt mask register (R251)						

Flags. Control register (R252) contains the following six flags:

Symbol	Meaning
C	Carry flag
Z	Zero flag
S	Sign flag
٧	Overflow flag
D	Decimal-adjust flag
Н	Half-carry flag
Affected flag	gs are indicated by:
0	Clear to zero
1	Set to one
*	Set to clear according to operation
-	Unaffected
x	Undefined




CONDITION CODES


Value	Mnemonic	Meaning	Flags Set
1000		Always True	
0111	С	Carry	C = 1
1111	NC	No Carry	C = 0
0110	Z	Zero	Z = 1
1110	NZ	Not Zero	Z = 0
1101	PL	Plus	S = 0
0101	MI	Minus	S = 1
0100	OV	Overflow	V = 1
1100	NOV	No Overflow	V = 0
0110	EQ	Equal	Z = 1
1110	NE NE	Not Equal	Z = 0
1001	GE	Greater Than or Equal	(S XOR V) = 0
0001	LT	Less than	(S XOR V) = 1
1010	GT	Greater Than	[Z OR (S XOR V)] = 0
0010	LE	Less Than or Equal	[Z OR (S XOR V)] = 1
1111	UGE	Unsigned Greater Than or Equal	C = 0
0111	ULT	Unsigned Less Than	C = 1
1011	UGT	Unsigned Greater Than	(C = 0 AND Z = 0) = 1
0011	ULE	Unsigned Less Than or Equal	(C OR Z) = 1
0000	F	Never True (Always False)	



INSTRUCTION FORMATS



One-Byte Instructions



Two-Byte instructions

Three-Byte Instructions

INSTRUCTION SUMMARY

Note: Assignment of a value is indicated by the symbol "←". For example:

The notation "addr (n)" is used to refer to bit (n) of a given operand location. For example:

dst ← dst + src

dst (7)

indicates that the source data is added to the destination data and the result is stored in the destination location.

refers to bit 7 of the destination operand.



INSTRUCTION SUMMARY (Continued)

Instruction and Operation	Address Mode dst src	Opcode Byte (Hex)		ags Z	Aff	ect V	ed D	Н
ADC dst, src dst←dst + src +C	t	1[]	*	*	*	*	0	*
ADD dst, src dst←dst + src	t	0[]	*	*	*	*	0	*
AND dst, src dst←dst AND src	†	5[]	-	*	*	0	-	-
CALL dst SP←SP - 2 @SP←PC, PC←dst	DA IRR	D6 D4	-	-	-	-	-	-
CCF C←NOT C		EF	*	-	-	-	•	-
CLR dst dst←0	R IR	B0 B1	-	-	-	-	-	-
COM dst dst←NOT dst	R IR	60 61	-	*	*	0	-	-
CP dst, src dst - src	Ť	A[]	*	*	*	*	-	-
DA dst dst←DA dst	R IR	40 41	*	*	*	Х	-	-
DEC dst dst←dst - 1	R IR	00 01	-	*	*	*	-	-
DECW dst dst←dst - 1	RR IR	80 81	-	*	*	*	-	-
DI IMR(7)←0		8F	-	-	-	-	-	-
DJNZ r, dst r←r - 1 if r ≠ 0 PC←PC + dst Range: +127, -128	RA	rA r = 0 - F	-	-	-	-	-	-
EI IMR(7)←1		9F	-	-	•	-	•	-
HALT		7F	-	-	-	-	-	-

instruction and Operation	Mod	iress ie src	Opcode Byte (Hex)		ags Z	Afí S	ect	ed D	н
INC dst dst←dst + 1	r R IR		rE r = 0 - F 20 21	•	*	*	*	-	•
INCW dst dst←dst + 1	RR IR		A0 A1	-	*	*	*	-	-
IRET FLAGS←@SP; SP←SP + 1 PC←@SP; SP←SP + 2; IMR(7)←1			BF	*	*	*	*	*	*
JP cc, dst if cc is true PC←dst	DA IRR		cD c = 0 - F 30	-	-	-	-	-	•
JR cc, dst if cc is true, PC←PC + dst Range: +127, -128	RA		cB c = 0 - F	-	•	-	•	-	-
LD dst, src dst←src	r r R r X r Ir R R R IR IR	IM R r X r Ir r R IR IM IM R	rC r8 r9 r = 0 - F C7 D7 E3 F3 E4 E5 E6 F7	•	-	-	•	-	-
LDC dst, src	r	Irr	C2	-	-	-	-	-	-
LDCI dst, src dst←src r←r +1; rr←rr + 1	lr	Irr	C3	-	-	-	-	-	-



Instruction and Operation	Mod	ress le src	Opcode Byte (Hex)		_				Н
NOP			FF	-	-	-	-	-	-
OR dst, src dst←dst OR src	†		4[]	-	*	*	0	-	-
POP dst dst←@SP; SP←SP + 1	R IR		50 51	-	-	-	-	-	•
PUSH src SP←SP - 1; @SP←src		R IR	70 71	-	-	-	-	-	-
RCF C←0	_		CF	0	-	-	-	-	-
RET PC←@SP; SP←SP + 2			AF	-	-	-	-	-	-
RL dst	R IR		90 91	*	*	*	*	-	-
RLC dst	R IR		10 11	*	*	*	*	-	•
RR dst	R IR		E0 E1	*	*	*	*	-	-
RRC dst	R IR		C0 C1	*	*	*	*	-	-
SBC dst, src dstf←dst - src - C	†		3[]	*	*	*	*	1	*
SCF C←1			DF	1	•	-	-	-	-
SRA dst	R IR		D0 D1	*	*	*	0	-	-
SRP src RP←src		lm	31	-	-	-	-	-	-

Instruction	Address Mode	Opcode	Fl	ags	Af	fect	ted	
and Operation	dst src	Byte (Hex)	С	Z	S	٧	D	Н
STOP		6F	-	-	-	-		-
SUB dst, src dst←dst-src	t	2[]	*	*	*	*	1	*
SWAP dst	R IR	F0 F1	X	*	*	Х	-	-
TCM dst, src (NOT dst) AND src	Ť	6[]	-	*	*	0	-	-
TM dst, src dst AND src	†	7[]	-	*	*	0	-	-
XOR dst, src dst←dst XOR src	Ť	B[]	-	*	*	0	-	-
WDT		5F	-	Х	Х	Х	-	-

† These instructions have an identical set of addressing modes, which are encoded for brevity. The first opcode nibble is found in the instruction set table above. The second nibble is expressed symbolically by a '[]' in this table, and its value is found in the following table to the left of the applicable addressing mode pair.


For example, the opcode of an ADC instruction using the addressing modes r (destination) and Ir (source) is 13.

Addres dst	s Mode src	Lower Opcode Nibble		
r	r	[2]		
r	1r	[3]		
R	R	[4]		
R	IR	[5]		
R	IM	[6]		
IR	IM	[7]		

OPCODE MAP

Lower Nibble (Hex) F 0 2 3 4 5 A R C D E 12 10 0 6.5 6.5 6.5 6.5 10.5 10.5 10.5 10.5 6.5 6.5 12/10.5 12/10.0 6.5 6.5 O DEC DEC ADD ADD ADD ADD ADD ADD LD LD DJNZ JR LD JΡ INC R2, R1 IR2, R1 cc. DA r1, r2 r1, Ir2 R1, IM IR1, IM r1. R2 r2. R1 r1. RA cc. RA r1. IM r1 R1 IR1 6.5 10.5 10.5 6.5 6.5 6.5 10.5 10.5 1 ALC ALC ADC ADC ADC ADC ADC ADC r1, Ir2 R2, R1 IR2, R1 R1. IM IR1 r1, r2 IR1. IM R1 6.5 10.5 10.5 10.5 6.5 6.5 6.5 10.5 2 INC INC SUB SUB SUB SUB SUB SUB r1, r2 r1, lr2 R2, R1 IR2, R1 R1, IM R1 IR1 IR1, IM 8.0 6.1 6.5 6.5 10.5 10.5 10.5 10.5 3 SRP JP. SAC SRC SBC SBC SBC SBC IRR1 IM r1, r2 r1, Ir2 R2, R1 IR2, R1 R1, IM R1, IM 8.5 8.5 6.5 6.5 10.5 10.5 10.5 10.5 OR OR DΔ DA OR OR OR OR IR2, R1 r1, lr2 **P**1 IR1 r1. r2 R2. R1 R1. IM IR1, IM 10.5 10.5 6.5 6.5 10.5 10.5 10.5 10.5 6.0 5 POP POP WDT AND AND AND AND AND AND r1, r2 r1, Ir2 R2, R1 IR2, R1 R1. IM IR1 IR1, IM R1 6.0 6.5 6.5 6.5 6.5 10.5 10.5 10.5 10.5 6 COM COM TCM TCM TCM TCM TCM TCM STOP R2. R1 IR2. R1 r1, r2 r1, Ir2 R1, IM Upper Nibble (Hex) R1 IR1 IR1, IM 12/14.1 6.5 10.5 7.0 10/12.1 6.5 10.5 10.5 10.5 7 PUSH PUSH TM TM TM TM TM ΤМ HALT R2 IR2 r1, r2 r1, lr2 R2, R1 IR2, R1 R1. IM IR1, IM 6.1 10.5 10.5 8 DECW DECW DI RR1 IR1 6.5 6.1 6.5 9 RL AL ΕI IR1 R1 14.0 10.5 10.5 10.5 10.5 10.5 6.5 6.5 10.5 Δ RET INCW INCW CP CP CP CP CP CP RR1 IR1 r1, r2 r1, lr2 R2, R1 IR2, R1 R1, IM IR1, IM 6.5 6.5 6.5 10.5 10.5 16.0 6.5 10.5 10.5 В IRET CLR XOR XOR XOR XOR XOR CLB YOR R2, R1 IR2, R1 R1, IM **R1** IR1 r1, r2 r1, lr2 IR1, IM 6.5 6.5 12.0 18.0 10.5 6.5 C RRC RRC LDC LDCI LD RCF r1, Irr2 r1,x,R2 R1 IR1 Ir1, Irr2 10.5 65 6.5 6.5 20.0 20.0 D SRA SRA CALL* LD SCF CALL IR1 IRR1 DA r2,x,R1 R1 10.5 6.5 6.5 6.5 10.5 10.5 10.5 6.5 E RR AH LD LD LD LD LD CCF r1, IR2 R2, R1 IR2, R1 **R1, IM** IR1 R1 IR1. IM 8.5 8.5 6.5 10.5 6.0 F NOP **SWAP** SWAP LD LD R1 IR1 Ir1, r2 R2, IR1 2 2 Bytes per instruction Lower Legend: Opcode R = 8-bit address Nibble r = 4-bit address Execution Pipeline R1 or r1 = Dst address Cycles Cycles R2 or r2 = Src address Sequence: **▶** 10.5**4** Upper Opcode, First Operand. Opcode CP. Mnemonic Second Operand Nibble R₁, R₂ Note: The blanks are reserved. First Second * 2-byte instruction appears as a Operand Operand 3-byte instruction

PACKAGE INFORMATION






7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7		1 A2
OPTION	TABLE	
OPTION &	PACKAGE	
01	STANDARD	
02	IDF	

SYMBOL OPT #	MILLI	ETER	INCH			
S F BUL		MIN	MAX	MIN	HAX	
Al		0.51	0.81	.020	.032	
A2		3.18	3.94	.123	.155	
		0.38	0.53	.015	.021	
BL	01	1.52	1.78	.060	.070	
	90	1.27	1.52	.050	.060	
ŋ		0.23	0.38	.009	.015	
D	10	36.38	37.34	1.440	1.470	
	02	35.31	35.94	1.390	1.415	
E		15.24	15.75	.600	.620	
El	01	13.59	14.10	.535	.555	
	90	12.83	13.08	.505	.515	
		2.54 TYP		.100 TYP		
#A		15.49	16.51	.610	.650	
٦		3.18	3.81	.125	.150	
21	01	1.52	1.91	.060	.075	
	90	1.52	1.78	.060	.070	
_	01	1.52	2.29	.060	.090	
s	20	LOZ	1.52	.040	.060	

CONTROLLING DIMENSIONS . INCH


28-Pin DIP Package Diagram



SYMBOL	MILU	WETER	INCH		
	MIN	MAX	MM	MAX	
A	2.40	2.64	.094	.104	
A1	0.10	0.30	.004	.012	
A2	2.24	2.44	.088	.096	
В	0.36	0.46	.014	.018	
С	0.23	0.30	.009	.012	
0	17.78	18.00	.700	.710	
E	7.40	7.60	.291	.299	
	1.2	7 typ	.054) typ	
Н	10.00	10.65	.394	.419	
h	0.30	0.71	.012	.028	
ı	0.61	1.00	.024	.039	
Qt	0.97	1.07	.038	.042	

28-Pin SOIC Package Diagram

PACKAGE INFORMATION (Continued)



28-Pin PCB Chip Carrier Package Diagram

Extended Temperature

ORDERING INFORMATION

Z86C30 (12 MHz)

Standard Temperature **Extended Temperature Extended Temperature** Standard Temperature 28-Pin DIP 28-Pin SOIC 28-Pin SOIC 28-Pin DIP Z86C3012SSC Z86C3012SEC Z86C3012PSC Z86C3012PEC

Standard Temperature **Extended Temperature** 28-Pin PCB Chip Carrier 28-Pin PCB Chip Carrier

Z86C3012TSC Z86C3012TEC

Z86C31 (8 MHz) Standard Temperature

Standard Temperature Extended Temperature 28-Pin SOIC 28-Pin SOIC 28-Pin DIP 28-Pin DIP Z86C3108SSC Z86C3108SEC Z86C3108PSC Z86C3108PEC

Standard Temperature 28-Pin PCB Chip Carrier Z86C3108TSC

Extended Temperature 28-Pin PCB Chip Carrier Z86C3108TEC

For fast results, contact your local Zilog sales office for assistance in ordering the part desired.

CODES

Preferred Package

P = Plastic DIP

Longer Lead Time

S = SOIC

T = PCB Chip Carrier

Preferred Temperature

 $S = 0^{\circ} C \text{ to } +70^{\circ} C$

Longer Lead Time

 $E = -40^{\circ} \text{ C to } + 105^{\circ} \text{ C}$

Speeds

 $08 = 8 \, \text{MHz}$

12 = 12 MHz

Environmental

C = Plastic Standard

Example:

