


## 512Kx32 SRAM 3.3V MULTICHIP PACKAGE


### FEATURES

- Access Times of 15, 17, 20ns
- Low Voltage Operation
- Packaging
  - 66-pin, PGA Type, 1.075 inch square, Hermetic Ceramic HIP (Package 400)
  - 8 lead, 22.4mm (0.880 inch) CQFP, (G2U), 3.56mm (0.140"), (Package 510)
- Organized as 512Kx32; User Configurable as 2x512Kx16 or 4x512Kx8
- Commercial, Industrial and Military Temperature Ranges
- Low Voltage Operation:
  - 3.3V ± 10% Power Supply
- Low Power CMOS
- TTL Compatible Inputs and Outputs
- Fully Static Operation:
  - No clock or refresh required.
- Three State Output.
- Built-in Decoupling Caps and Multiple Ground Pins for Low Noise Operation
- Weight
  - WS512K32V-XG2UX - 8 grams typical
  - WS512K32NV-XH1X - 13 grams typical

\* This product is subject to change without notice.

### PIN CONFIGURATION FOR WS512K32NV-XH1X



**PIN CONFIGURATION FOR WS512K32V-XG2UX**


**ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Min	Max	Unit
Operating Temperature	T <sub>A</sub>	-55	+125	°C
Storage Temperature	T <sub>STG</sub>	-65	+150	°C
Signal Voltage Relative to GND	V <sub>G</sub>	-0.5	4.6	V
Junction Temperature	T <sub>J</sub>		150	°C
Supply Voltage	V <sub>CC</sub>	-0.5	4.6	V

**TRUTH TABLE**

CS	OE	WE	Mode	Data I/O	Power
H	X	X	Standby	High Z	Standby
L	L	H	Read	Data Out	Active
L	X	L	Write	Data In	Active
L	H	H	Out Disable	High Z	Active

**RECOMMENDED OPERATING CONDITIONS**

Parameter	Symbol	Min	Max	Unit
Supply Voltage	V <sub>CC</sub>	3.0	3.6	V
Input High Voltage	V <sub>IH</sub>	2.2	V <sub>CC</sub> + 0.3	V
Input Low Voltage	V <sub>IL</sub>	-0.3	+0.8	V

**CAPACITANCE**

 T<sub>A</sub> = +25°C

Parameter	Symbol	Conditions	Max	Unit
OE# capacitance	C <sub>OE</sub>	V <sub>IN</sub> = 0V, f = 1.0 MHz	50	pF
WE1-4# capacitance HIP (PGA)	C <sub>WE</sub>	V <sub>IN</sub> = 0V, f = 1.0 MHz	20	pF
CQFP G2U			20	
CS1-4# capacitance	C <sub>CS</sub>	V <sub>IN</sub> = 0V, f = 1.0 MHz	20	pF
Data# I/O capacitance	C <sub>I/O</sub>	V <sub>I/O</sub> = 0V, f = 1.0 MHz	20	pF
Address input capacitance	C <sub>AD</sub>	V <sub>IN</sub> = 0V, f = 1.0 MHz	50	pF

This parameter is guaranteed by design but not tested.

**DC CHARACTERISTICS**

 V<sub>CC</sub> = 3.3V ± 0.3V, V<sub>SS</sub> = 0V, -55°C ≤ T<sub>A</sub> ≤ +125°C

Parameter	Symbol	Conditions			Units
			Min	Max	
Input Leakage Current	I <sub>LI</sub>	V <sub>IN</sub> = GND to V <sub>CC</sub>		10	μA
Output Leakage Current	I <sub>LO</sub>	CS# = V <sub>IH</sub> , OE# = V <sub>IH</sub> , V <sub>OUT</sub> = GND to V <sub>CC</sub>		10	μA
Operating Supply Current	I <sub>CC</sub> x 32	CS# = V <sub>IL</sub> , OE# = V <sub>IH</sub> , f = 5MHz, V <sub>CC</sub> = 3.6		400	mA
Standby Current	I <sub>SB</sub>	CS# = V <sub>IH</sub> , OE# = V <sub>IH</sub> , f = 5MHz, V <sub>CC</sub> = 3.6		200	mA
Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> = 4.0mA		0.4	V
Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> = -4.0mA	2.4		V

 NOTE: DC test conditions: V<sub>IH</sub> = V<sub>CC</sub> - 0.3V, V<sub>IL</sub> = 0.3V.

Contact factory for low power option.

**AC CHARACTERISTICS**
 $V_{CC} = 3.3V, GND = 0V, -55^{\circ}C \leq T_A \leq +125^{\circ}C$ 

Parameter Read Cycle	Symbol	-15		-17		-20		Units
		Min	Max	Min	Max	Min	Max	
Read Cycle Time	t <sub>RC</sub>	15		17		20		ns
Address Access Time	t <sub>AA</sub>		15		17		20	ns
Output Hold from Address Change	t <sub>OH</sub>	0		0		0		ns
Chip Select Access Time	t <sub>ACS</sub>		15		17		20	ns
Output Enable to Output Valid	t <sub>OE</sub>		8		8		10	ns
Chip Select to Output in Low Z	t <sub>CLZ</sub> <sup>1</sup>	1		1		1		ns
Output Enable to Output in Low Z	t <sub>OLZ</sub> <sup>1</sup>	0		0		0		ns
Chip Disable to Output in High Z	t <sub>CHZ</sub> <sup>1</sup>		8		8		10	ns
Output Disable to Output in High Z	t <sub>OHZ</sub> <sup>1</sup>		8		8		10	ns


1. This parameter is guaranteed by design but not tested.

**AC CHARACTERISTICS**
 $V_{CC} = 3.3V, GND = 0V, -55^{\circ}C \leq T_A \leq +125^{\circ}C$ 

Parameter Write Cycle	Symbol	-15		-17		-20		Units
		Min	Max	Min	Max	Min	Max	
Write Cycle Time	t <sub>WC</sub>	15		17		20		ns
Chip Select to End of Write	t <sub>CW</sub>	12		12		14		ns
Address Valid to End of Write	t <sub>AW</sub>	12		12		14		ns
Data Valid to End of Write	t <sub>DW</sub>	9		9		10		ns
Write Pulse Width	t <sub>WP</sub>	12		14		14		ns
Address Setup Time	t <sub>AS</sub>	0		0		0		ns
Address Hold Time	t <sub>AH</sub>	0		0		0		ns
Output Active from End of Write	t <sub>OW</sub> <sup>1</sup>	2		3		3		ns
Write Enable to Output in High Z	t <sub>WHZ</sub> <sup>1</sup>		8		8		9	ns
Data Hold Time	t <sub>DH</sub>	0		0		0		ns

1. This parameter is guaranteed by design but not tested.




**AC TEST CIRCUIT**





AC Test Conditions		
Parameter	Typ	Unit
Input Pulse Levels	$V_{IL} = 0, V_{IH} = 2.5$	V
Input Rise and Fall	5	ns
Input and Output Reference Level	1.5	V
Output Timing Reference Level	1.5	V

Notes:

- V<sub>Z</sub> is programmable from -2V to +7V.
- I<sub>OL</sub> & I<sub>OH</sub> programmable from 0 to 16mA.
- Tester Impedance Z<sub>0</sub> = 75 Ω.
- V<sub>Z</sub> is typically the midpoint of V<sub>OH</sub> and V<sub>OL</sub>.
- I<sub>OL</sub> & I<sub>OH</sub> are adjusted to simulate a typical resistive load circuit.
- ATE tester includes jig capacitance.

**TIMING WAVEFORM – READ CYCLE**

**WRITE CYCLE – WE# CONTROLLED**

**WRITE CYCLE – CS# CONTROLLED**


**PACKAGE 400: 66 PIN, PGA TYPE, CERAMIC HEX-IN-LINE PACKAGE, HIP (H1)**

**PACKAGE 510: 68 LEAD, LOW PROFILE CERAMIC QUAD FLAT PACK, CQFP (G2U)**




## ORDERING INFORMATION

**W S 512K 32 X V - XXX X X X**

**MICROSEMI CORPORATION** \_\_\_\_\_

**SRAM** \_\_\_\_\_

**ORGANIZATION, 512Kx32** \_\_\_\_\_

User configurable as 2x512Kx16 or 4x512Kx8

**IMPROVEMENT MARK:** \_\_\_\_\_

N = No Connect at pin 21 and 39 in HIP for Upgrades (H1 only)

**Low Voltage Supply 3.3V ± 10%** \_\_\_\_\_

**ACCESS TIME (ns)** \_\_\_\_\_

**PACKAGE TYPE:** \_\_\_\_\_

H1 = 1.075" sq. Ceramic Hex In Line Package, HIP (Package 400)  
G2U = 22.4mm Ceramic Quad Flat Pack, CQFP (Package 510)

**DEVICE GRADE:** \_\_\_\_\_

M = Military                   -55°C to +125°C  
I = Industrial                -40°C to +85°C  
C = Commercial            0°C to +70°C

**LEAD FINISH:** \_\_\_\_\_

Blank = Gold plated leads  
A = Solder dip leads

**Document Title**

512Kx32 SRAM 3.3V MULTICHIP PACKAGE

**Revision History**

<b>Rev #</b>	<b>History</b>	<b>Release Date</b>	<b>Status</b>
Rev 14	Changes (Pg. 6) (ECN 9936) 14.1 Add document Revision History page 14.2 Update package dimensions	April 2016	Final