

FEATURES

- Provides 16 arithmetic operations
- Provides 16 logic operations
- Full look-ahead for high-speed arithmetic operation on long words

DESCRIPTION


The LS181 is an arithmetic logic unit (ALU)/function generator which has a complexity of 75 equivalent gates on a monolithic chip. This circuit performs 16 binary arithmetic operations on two 4-bit words as shown in Tables 1 and 2. These operations are selected by the four function-select lines (S0, S1, S2, S3) and include addition, subtraction, decrement, and straight transfer. When performing arithmetic manipulations, the internal carries must be enabled by applying a low-level voltage to the mode control input (M). A full carry look-ahead scheme is made available in these devices for fast, simultaneous carry generation by means of two cascade-outputs (pins 15 and 17) for the four bits in the package. When used in conjunction with the 182, full carry ahead look-ahead circuits, high-speed arithmetic operations can be performed.

If high speed is not of importance, a ripple-carry input (C_n) and a ripple-carry output (C_{n+4}) are available. However, the ripple-carry delay has also been minimized so that arithmetic manipulations for small word lengths can be performed without external circuitry.

The LS181 will accommodate active-high or active-low data if the pin designations are interpreted as follows:

PIN NUMBER	2	1	23	22	21	20	19	18	9	10	11	13	7	16	15	17
Active-low data (Table 1)	A ₀	B ₀	A ₁	B ₁	A ₂	B ₂	A ₃	B ₃	F ₀	F ₁	F ₂	F ₃	\bar{C}_n	\bar{C}_{n+4}	X	Y
Active-low data (Table 2)	\bar{A}_0	\bar{B}_0	\bar{A}_1	\bar{B}_1	\bar{A}_2	\bar{B}_2	\bar{A}_3	\bar{B}_3	F ₀	F ₁	F ₂	F ₃	C _n	C _{n+4}	F	G

PIN-OUT DIAGRAM



Subtraction is accomplished by 1's complement addition where the 1's complement of the subtrahend is generated internally. The resultant output is A-B-1 which requires an end-around or forced carry to provide A-B.

The LS181 can also be utilized as a comparator. The A = B output is internally decoded from the function outputs (F0, F1, F2, F3) so that when two words of equal magnitude are applied at the A and B inputs, it will assume a high level to indicate equality (A = B). The ALU should be in the subtract mode with $C_n = H$ when performing this comparison. The A = B output is open-collector so that it can be wire-AND connected to give a comparison for more than four bits. The carry output (C_{n+4}) can also be used to supply relative magnitude information. Again, the ALU should be placed in the subtract mode by placing the function select inputs, S3, S2, S1, S0 at L, H, H, L, respectively.

INPUT \bar{C}_n	OUTPUT \bar{C}_{n+4}	ACTIVE-HIGH DATA (FIGURE 1)	ACTIVE-LOW DATA (FIGURE 2)
H	H	A < B	A ≥ B
H	L	A > B	A < B
L	H	A < B	A > B
L	L	A ≥ B	A ≤ B

These circuits have been designed to not only incorporate all of the designer's requirements for arithmetic operations, but also provide 16 possible functions of two Boolean variables without the use of external circuitry. These logic functions are selected by use of the four function-select inputs (S0, S1, S2, S3) with the mode-control input (M) at a high level to disable the internal carry. The 16 logic functions are detailed in Tables 1 and 2 and include exclusive-OR, NAND, AND, NOR, and OR functions.

ALU SIGNAL DESIGNATIONS

The LS181 can be used with the signal designations of either Figure 1 or Figure 2.

The logic functions and arithmetic operations obtained with signal designations as in Figure 1 are given in Table 1; those obtained with the signal designations of Figure 2 are given in Table 2.




FIGURE 1
(FOR TABLE 1)




FIGURE 2
(FOR TABLE 2)

TABLE 1

SELECTION S ₃ S ₂ S ₁ S ₀	ACTIVE-HIGH DATA		
	M = H LOGIC FUNCTIONS	M = L: ARITHMETIC OPERATIONS	
		C _n = H (no carry)	C _n = L (with carry)
L L L L	F = \bar{A}	F = A	F = A PLUS 1
L L L H	F = $\bar{A} + \bar{B}$	F = A + B	F = (A + B) PLUS 1
L L H L	F = $\bar{A} \bar{B}$	F = A + \bar{B}	F = (A + \bar{B}) PLUS 1
L L H H	F = 0	F = MINUS 1 (2's COMPL)	F = ZERO
L H L L	F = $\bar{A} \bar{B}$	F = A PLUS $\bar{A} \bar{B}$	F = A PLUS $\bar{A} \bar{B}$ PLUS 1
L H L H	F = \bar{B}	F = (A + B) PLUS $\bar{A} \bar{B}$	F = (A + B) PLUS $\bar{A} \bar{B}$ PLUS 1
L H H L	F = A ⊙ B	F = A MINUS B MINUS 1	F = A MINUS B
L H H H	F = $\bar{A} \bar{B}$	F = $\bar{A} \bar{B}$ MINUS 1	F = $\bar{A} \bar{B}$
H L L L	F = $\bar{A} + B$	F = A PLUS $\bar{A} B$	F = A PLUS $\bar{A} B$ PLUS 1
H L L H	F = $\bar{A} \odot B$	F = A PLUS B	F = A PLUS B PLUS 1
H L H L	F = B	F = (A + \bar{B}) PLUS $\bar{A} B$	F = (A + \bar{B}) PLUS $\bar{A} B$ PLUS 1
H L H H	F = $\bar{A} B$	F = $\bar{A} B$ MINUS 1	F = $\bar{A} B$
H H L L	F = 1	F = A PLUS A*	F = A PLUS A PLUS 1
H H L H	F = A + \bar{B}	F = (A + \bar{B}) PLUS A	F = (A + \bar{B}) PLUS A PLUS 1
H H H L	F = A + B	F = (A + B) PLUS A	F = (A + B) PLUS A PLUS 1
H H H H	F = A	F = A MINUS 1	F = A

*Each bit is shifted to the next more significant position.


TABLE 2

SELECTION S ₃ S ₂ S ₁ S ₀	ACTIVE-LOW DATA		
	M = H LOGIC FUNCTIONS	M = L: ARITHMETIC OPERATIONS	
		C _n = L (with carry)	C _n = H (with carry)
L L L L	F = \bar{A}	F = A MINUS 1	F = A
L L L H	F = $\bar{A} \bar{B}$	F = $\bar{A} B$ MINUS 1	F = $\bar{A} B$
L L H L	F = $\bar{A} + B$	F = $\bar{A} \bar{B}$ MINUS 1	F = $\bar{A} \bar{B}$
L L H H	F = 1	F = MINUS 1 (2's COMPL)	F = ZERO
L H L L	F = $\bar{A} + \bar{B}$	F = A PLUS (A + \bar{B})	F = A PLUS (A + \bar{B}) PLUS 1
L H L H	F = \bar{B}	F = $\bar{A} B$ PLUS (A + \bar{B})	F = $\bar{A} B$ PLUS (A + \bar{B}) PLUS 1
L H H L	F = $\bar{A} \odot \bar{B}$	F = A MINUS B MINUS 1	F = A MINUS B
L H H H	F = A + \bar{B}	F = A + \bar{B}	F = (A + \bar{B}) PLUS 1
H L L L	F = $\bar{A} \bar{B}$	F = A PLUS (A + B)	F = A PLUS (A + B) PLUS 1
H L L H	F = A + B	F = A PLUS B	F = A PLUS B PLUS 1
H L H L	F = B	F = $\bar{A} \bar{B}$ PLUS (A + B)	F = $\bar{A} \bar{B}$ PLUS (A + B) PLUS 1
H L H H	F = A + B	F = A + B	F = (A + B) PLUS 1
H H L L	F = 0	F = A PLUS A*	F = A PLUS A PLUS 1
H H L H	F = $\bar{A} \bar{B}$	F = $\bar{A} B$ PLUS A	F = $\bar{A} B$ PLUS A PLUS 1
H H H L	F = $\bar{A} B$	F = $\bar{A} \bar{B}$ PLUS A	F = $\bar{A} \bar{B}$ PLUS A PLUS 1
H H H H	F = A	F = A	F = A PLUS 1

4-Bit Arithmetic Logic Unit

LS181

LOGIC DIAGRAM



Recommended Operating Conditions

	9LS/54LS			9LS/74LS			Unit
	Min	Nom	Max	Min	Nom	Max	
Supply voltage, V_{CC}	4.5	5	5.5	4.75	5	5.25	V
High-level output current, I_{OH} (All outputs except A = B)			-400			-400	μA
Low-level output current, I_{OL}			4			8	μA
Operating free-air temperature, T_A	-55		125	0		70	$^{\circ}C$

Electrical Characteristics Over Recommended Free-Air Temperature Range (Unless Otherwise Noted)

Parameter		Test Conditions*	9LS/54LS			9LS/74LS			Unit	
			Min	Typ**	Max	Min	Typ**	Max		
V_{IH}			2			2			V	
V_{IL}					0.7			0.8	V	
V_I		$V_{CC}=\text{MIN}, I_I=-18\text{mA}$			-1.5			-1.5	V	
V_{OH}	Any Output except A = B	$V_{CC}=\text{MIN}, V_{IH}=2\text{V}, V_{IL}=V_{IL\text{max}}, I_{OH}=-400\mu A$	2.5	3.4		2.7	3.4		V	
I_{OH}	A = B Output only	$V_{CC}=\text{MIN}, V_{IH}=2\text{V}, V_{IL}=V_{IL\text{max}}, V_{OH}=5.5\text{V}$			100			100	μA	
V_{OL}	All outputs	$V_{CC}=\text{MIN}, V_{IH}=2\text{V}, V_{IL}=V_{IL\text{max}}$	$I_{OL}=4\text{mA}$			0.25	0.4	0.25	0.4	V
			$I_{OL}=8\text{mA}$			0.35	0.6	0.35	0.5	
	Output G		$I_{OL}=16\text{mA}$			0.47	0.7	0.47	0.7	
I_I	Mode input	$V_{CC}=\text{MAX}, V_I=7.0\text{V}$			0.1			0.1	mA	
	Any A or B input				0.3		0.3			
	Any S input				0.4		0.4			
	Carry input				0.5		0.5			
I_{IH}	Mode input	$V_{CC}=\text{MAX}, V_I=2.7\text{V}$			20		20	μA		
	Any A or B input				60		60			
	Any S input				80		80			
	Carry input				100		100			
I_{IL}	Mode input	$V_{CC}=\text{MAX}, V_I=0.4\text{V}$			-0.4		-0.4	mA		
	Any A or B input				-1.2		-1.2			
	Any S input				-1.6		-1.6			
	Carry input				-2		-2			
I_{OS}^{\dagger}	Any Output except A=B	$V_{CC}=\text{MAX}$	-15		-100	-15		-100	μA	
$I_{CC}^{\dagger\dagger}$	$V_{CC}=\text{MAX}$		Condition A			20	32	20	34	mA
			Condition B			21	35	21	37	

*For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

**All typical values are at $V_{CC}=5\text{V}, T_A=25^{\circ}C$.

\dagger Not more than one output should be shorted at a time.

$\dagger\dagger$ With outputs open, I_{CC} is measured for the following conditions:

- A. S0 through S3, M and A inputs are at 4.5V, all other inputs are grounded.
 B. S0 through S3 and M are at 4.5V, all other inputs are grounded.

Switching Characteristics, $V_{CC} = 5V$ Over Recommended Free-Air Temperature Range

Parameter	From (input)	To (output)	-55°C			+25°C			+125°C			Unit
			Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
Test Conditions: $C_L = 15pF, R_L = 2k\Omega$ (See Fig. A on page 2-174)												
t_{PLH}	C_n	C_{n+4}		17	28		14	24		17	28	ns
t_{PHL}				16	24		13	20		16	24	
M = 0V, S0 = S3 = 4.5V, S1 = S2 = 0V (SUM mode)												
t_{PLH}	Any A or B	C_{n+4}		27	39		24	35		27	39	ns
t_{PHL}				20	34		17	30		20	34	
M = 0V, S0 = S3 = 0V, S1 = S2 = 4.5V (DIFF mode)												
t_{PLH}	Any A or B	C_{n+4}		27	42		24	38		27	42	ns
t_{PHL}				28	42		25	38		28	42	
M = 0V, (SUM or DIFF mode)												
t_{PLH}	C_n	Any F		15	28		12	24		15	28	ns
t_{PHL}				15	24		12	20		15	24	
M = 0V, S0 = S3 = 4.5V, S1 = S2 = 0V (SUM mode)												
t_{PLH}	Any A or B	G		15	33		12	29		15	33	ns
t_{PHL}				18	27		15	23		18	27	
M = 0V, S0 = S3 = 0V, S1 = S2 = 4.5V (DIFF mode)												
t_{PLH}	Any A or B	G		23	34		20	30		23	34	ns
t_{PHL}				20	30		17	26		20	30	
M = 0V, S0 = S3 = 4.5V, S1 = S2 = 4.5V (SUM mode)												
t_{PLH}	Any A or B	P		17	32		14	28		17	32	ns
t_{PHL}				23	34		20	30		23	34	
M = 0V, S0 = S3 = 0V, S1 = S2 = 4.5V (DIFF mode)												
t_{PLH}	Any A or B	P		23	34		20	30		23	34	ns
t_{PHL}				25	37		22	33		25	37	
M = 0V, S0 = S3 = 4.5V, S1 = S2 = 0V (SUM mode)												
t_{PLH}	A_i or B_i	F_i		18	34		15	30		18	34	ns
t_{PHL}				16	24		13	20		16	24	
M = 0V, S0 = S3 = 0V, S1 = S2 = 4.5V (DIFF mode)												
t_{PLH}	A_i or B_i	F_i		24	36		21	32		24	36	ns
t_{PHL}				18	27		15	23		18	27	
M = 4.5V (logic mode)												
t_{PLH}	A_i or B_i	F_i		20	34		17	30		20	34	ns
t_{PHL}				18	33		15	29		18	33	
M = 0V, S0 = S3 = 0V, S1 = S2 = 4.5V (DIFF mode)												
t_{PLH}	Any A or B	A = B		36	56		33	50		36	56	ns
t_{PHL}				32	50		29	45		32	50	

Note: AC specification shown under -55°C and +125°C are for 9LS devices only. All 50pF specifications are for 9LS only.

Switching Characteristics, $V_{CC} = 5V$ Over Recommended Free-Air Temperature Range

Parameter	From (input)	To (output)	-55°C			+25°C			+125°C			Unit
			Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
Test Conditions: $C_L = 50pF, R_L = 2k\Omega$ (See Fig. A on page 2-174)												
t_{PLH}	C_n	C_{n+4}		21	33		18	29		21	33	ns
t_{PHL}				19	29		17	25		19	29	
M = 0V, S0 = S3 = 4.5V, S1 = S2 = 0V (SUM mode)												
t_{PLH}	Any A or B	C_{n+4}		30	44		28	40		30	44	ns
t_{PHL}				23	39		31	35		23	39	
M = 0V, S0 = S3 = 0V, S1 = S2 = 4.5V (DIFF mode)												
t_{PLH}	Any A or B	C_{n+4}		30	47		28	43		30	47	ns
t_{PHL}				31	47		29	43		31	47	
M = 0V, (SUM or DIFF mode)												
t_{PLH}	C_n	Any F		18	33		16	29		18	33	ns
t_{PHL}				18	29		16	25		18	29	
M = 0V, S0 = S3 = 4.5V, S1 = S2 = 0V (SUM mode)												
t_{PLH}	Any A or B	G		18	38		16	34		18	39	ns
t_{PHL}				21	32		19	28		21	32	
M = 0V, S0 = S3 = 0V, S1 = S2 = 4.5V (DIFF mode)												
t_{PLH}	Any A or B	G		26	39		24	35		26	39	ns
t_{PHL}				23	35		21	31		23	35	
M = 0V, S0 = S3 = 4.5V, S1 = S2 = 4.5V (SUM mode)												
t_{PLH}	Any A or B	P		20	37		18	33		20	37	ns
t_{PHL}				26	39		24	35		26	39	
M = 0V, S0 = S3 = 0V, S1 = S2 = 4.5V (DIFF mode)												
t_{PLH}	Any A or B	P		26	39		24	35		26	39	ns
t_{PHL}				28	42		26	38		28	42	
M = 0V, S0 = S3 = 4.5V, S1 = S2 = 0V (SUM mode)												
t_{PLH}	A_i or B_i	F_i		21	39		19	35		21	39	ns
t_{PHL}				19	29		18	25		19	29	
M = 0V, S0 = S3 = 0V, S1 = S2 = 4.5V (DIFF mode)												
t_{PLH}	A_i or B_i	F_i		27	41		25	37		27	41	ns
t_{PHL}				21	32		19	28		21	32	
M = 4.5V (logic mode)												
t_{PLH}	A_i or B_i	F_i		23	39		21	35		23	39	ns
t_{PHL}				21	38		19	34		21	38	
M = 0V, S0 = S3 = 0V, S1 = S2 = 4.5V (DIFF mode)												
t_{PLH}	Any A or B	A = B		39	61		37	55		39	61	ns
t_{PHL}				35	55		33	50		35	55	

Note: AC specification shown under -55°C and +125°C are for 9LS devices only. All 50pF specifications are for 9LS only.

PARAMETER MEASUREMENT INFORMATION

LOGIC MODE TEST TABLE

FUNCTION INPUTS: S1 = S2 = M = 4.5 V, S0 = S3 = 0 V

PARAMETER	INPUT UNDER TEST	OTHER INPUT SAME BIT		OTHER DATA INPUTS		OUTPUT UNDER TEST	OUTPUT WAVEFORM
		APPLY 4.5 V	APPLY GND	APPLY 4.5 V	APPLY GND		
t_{PLH}	A_i	B_i	None	None	Remaining A and B, C_n	F_i	Out-of-Phase
t_{PHL}							
t_{PLH}	B_i	A_i	None	None	Remaining A and B, C_n	F_i	Out-of-Phase
t_{PHL}							

PARAMETER MEASUREMENT INFORMATION

SUM MODE TEST TABLE

FUNCTION INPUTS: $S_0 = S_3 = 4.5\text{ V}$, $S_1 = S_2 = M = 0\text{ V}$

PARAMETER	INPUT UNDER TEST	OTHER INPUT SAME BIT		OTHER DATA INPUTS		OUTPUT UNDER TEST	OUTPUT WAVEFORM
		APPLY 4.5 V	APPLY GND	APPLY 4.5 V	APPLY GND		
t_{PLH}	A_i	B_i	None	Remaining A and B	C_n	F_i	In-Phase
t_{PHL}	A_i	B_i	None	Remaining A and B	C_n	F_i	In-Phase
t_{PLH}	B_i	A_i	None	Remaining A and B	C_n	F_i	In-Phase
t_{PHL}	B_i	A_i	None	Remaining A and B	C_n	F_i	In-Phase
t_{PLH}	A_i	B_i	None	None	Remaining A and B, C_n	P	In-Phase
t_{PHL}	A_i	B_i	None	None	Remaining A and B, C_n	P	In-Phase
t_{PLH}	B_i	A_i	None	None	Remaining A and B, C_n	P	In-Phase
t_{PHL}	B_i	A_i	None	None	Remaining A and B, C_n	P	In-Phase
t_{PLH}	A_i	None	B_i	Remaining B	Remaining A, C_n	G	In-Phase
t_{PHL}	A_i	None	B_i	Remaining B	Remaining A, C_n	G	In-Phase
t_{PLH}	B_i	None	A_i	Remaining B	Remaining A, C_n	G	In-Phase
t_{PHL}	B_i	None	A_i	Remaining B	Remaining A, C_n	G	In-Phase
t_{PLH}	C_n	None	None	All A	All B	Any F or C_{n+4}	In-Phase
t_{PHL}	C_n	None	None	All A	All B	Any F or C_{n+4}	In-Phase
t_{PLH}	A_i	None	B_i	Remaining B	Remaining A, C_n	C_{n+4}	Out-of-Phase
t_{PHL}	A_i	None	B_i	Remaining B	Remaining A, C_n	C_{n+4}	Out-of-Phase
t_{PLH}	B_i	None	A_i	Remaining B	Remaining A, C_n	C_{n+4}	Out-of-Phase
t_{PHL}	B_i	None	A_i	Remaining B	Remaining A, C_n	C_{n+4}	Out-of-Phase

DIFF MODE TEST TABLE

FUNCTION INPUTS: $S_1 = S_2 = 4.5\text{ V}$, $S_0 = S_3 = M = 0\text{ V}$

PARAMETER	INPUT UNDER TEST	OTHER INPUT SAME BIT		OTHER DATA INPUTS		OUTPUT UNDER TEST	OUTPUT WAVEFORM
		APPLY 4.5 V	APPLY GND	APPLY 4.5 V	APPLY GND		
t_{PLH}	A_i	None	B_i	Remaining A	Remaining B, C_n	F_i	In-Phase
t_{PHL}	A_i	None	B_i	Remaining A	Remaining B, C_n	F_i	In-Phase
t_{PLH}	B_i	A_i	None	Remaining A	Remaining B, C_n	F_i	Out-of-Phase
t_{PHL}	B_i	A_i	None	Remaining A	Remaining B, C_n	F_i	Out-of-Phase
t_{PLH}	A_i	None	B_i	None	Remaining A and B, C_n	P	In-Phase
t_{PHL}	A_i	None	B_i	None	Remaining A and B, C_n	P	In-Phase
t_{PLH}	B_i	A_i	None	None	Remaining A and B, C_n	P	Out-of-Phase
t_{PHL}	B_i	A_i	None	None	Remaining A and B, C_n	P	Out-of-Phase
t_{PLH}	A_i	B_i	None	None	Remaining A and B, C_n	G	In-Phase
t_{PHL}	A_i	B_i	None	None	Remaining A and B, C_n	G	In-Phase
t_{PLH}	B_i	None	A_i	None	Remaining A and B, C_n	G	Out-of-Phase
t_{PHL}	B_i	None	A_i	None	Remaining A and B, C_n	G	Out-of-Phase
t_{PLH}	A_i	None	B_i	Remaining A	Remaining B, C_n	A = B	In-Phase
t_{PHL}	A_i	None	B_i	Remaining A	Remaining B, C_n	A = B	In-Phase
t_{PLH}	B_i	A_i	None	Remaining A	Remaining B, C_n	A = B	Out-of-Phase
t_{PHL}	B_i	A_i	None	Remaining A	Remaining B, C_n	A = B	Out-of-Phase
t_{PLH}	C_n	None	None	All A and B	None	C_{n+4} or any F	In-Phase
t_{PHL}	C_n	None	None	All A and B	None	C_{n+4} or any F	In-Phase
t_{PLH}	A_i	B_i	None	None	Remaining A, B, C_n	C_{n+4}	Out-of-Phase
t_{PHL}	A_i	B_i	None	None	Remaining A, B, C_n	C_{n+4}	Out-of-Phase
t_{PLH}	B_i	None	A_i	None	Remaining A, B, C_n	C_{n+4}	In-Phase
t_{PHL}	B_i	None	A_i	None	Remaining A, B, C_n	C_{n+4}	In-Phase