



N-Channel Enhancement-Mode Vertical DMOS FET

Ordering Information

BV _{DSS} /	R _{DS(ON)} (max)	I _{D(ON)}	Order Number / Package		
BV _{DGS}		(min)	TO-92		
240V	45Ω	150mA	2N7007		

Features

- □ Free from secondary breakdown
- □ Low power drive requirement
- Ease of paralleling
- $\hfill\square$ Low C_{ISS} and fast switching speeds
- Excellent thermal stability
- □ Integral Source-Drain diode
- □ High input impedance and high gain
- Complementary N- and P-channel devices

Applications

- Motor controls
- □ Converters
- □ Amplifiers
- □ Switches
- Power supply circuits
- Drivers (relays, hammers, solenoids, lamps, memories, displays, bipolar transistors, etc.)

Absolute Maximum Ratings

Drain-to-Source Voltage	BV _{DSS}
Drain-to-Gate Voltage	BV _{DGS}
Gate-to-Source Voltage	±30V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C


* Distance of 1.6 mm from case for 10 seconds.

Advanced DMOS Technology

These enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex's vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Package Options



Thermal Characteristics

Package	I _D (continuous)*	I _D (pulsed)	Power Dissipation @ T _C = 25°C	θ _{jc} °C/W	θ _{ja} ° C/W	I _{DR} *	I _{DRM}
TO-92	65mA	260mA	1W	125	170	65mA	260mA

* I_D (continuous) is limited by max rated T_j.

Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter	Min	Тур	Max	Unit	Conditions
BV _{DSS}	Drain-to-Source Breakdown Voltage	240			V	$I_{\rm D} = 100 \mu A, V_{\rm GS} = 0 V$
V _{GS(th)}	Gate Threshold Voltage	1		2.5	V	$V_{GS} = V_{DS}, I_D = 250 \mu A$
I _{GSS}	Gate Body Leakage			10	nA	$V_{GS} = \pm 20V, V_{DS} = 0V$
I _{DSS}	Zero Gate Voltage Drain Current			100	nA	V _{GS} = 0V, V _{DS} = 120V
				1	μΑ	$V_{GS} = 0V, V_{DS} = 120V$ $T_A = 125^{\circ}C$
I _{D(ON)}	ON-State Drain Current	50			~^^	V _{GS} = 4.5V, V _{DS} = 20V
		150			mA	V _{GS} = 10V, V _{DS} = 20V
R _{DS(ON)}	Static Drain-to-Source ON-State Resistance			45	0	$V_{GS} = 4.5V, I_{D} = 20mA$
				45	Ω	$V_{GS} = 10V, I_{D} = 50mA$
G _{FS}	Forward Transconductance	30			mΩ	$V_{DS} = 10V, I_{D} = 50mA$
C _{ISS}	Input Capacitance			30		
C _{OSS}	Common Source Output Capacitance			15	pF	$V_{GS} = 0V, V_{DS} = 25V$ f = 1 MHz
C _{RSS}	Reverse Transfer Capacitance			10		
t _(ON)	Turn-ON Time			30	ns	V _{DD} = 60V, I _D = 50 mA,
t _(OFF)	Turn-OFF Time			20	113	$R_{GEN} = 25\Omega$
V _{SD}	Diode Forward Voltage Drop			1.2	V	$I_{SD} = 65 \text{mA}, V_{GS} = 0 \text{V}$

Notes:

1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)

2. All A.C. parameters sample tested.

Switching Waveforms and Test Circuit

