August 1998

National Semiconductor

# 100355 Low Power Quad Multiplexer/Latch

### **General Description**


The 100355 contains four transparent latches, each of which can accept and store data from two sources. When both Enable ( $\overline{E}_n$ ) inputs are LOW, the data that appears at an output is controlled by the Select ( $S_n$ ) inputs, as shown in the Operating Mode table. In addition to routing data from either  $D_0$  or  $D_1$ , the Select inputs can force the outputs LOW for the case where the latch is transparent (both Enables are LOW) and can steer a HIGH signal from either  $D_0$  or  $D_1$  to an output. The Select inputs can be tied together for applications requiring only that data be steered from either  $D_0$  or  $D_1$ . A positive-going signal on either Enable input latches the out-

puts. A HIGH signal on the Master Reset (MR) input overrides all the other inputs and forces the Q outputs LOW. All inputs have 50 k $\Omega$  pulldown resistors.

#### **Features**


- Greater than 40% power reduction of the 100155
- 2000V ESD protection
- Pin/function compatible with 100155
- Voltage compensated operating range = -4.2V to -5.7V
- Standard Microcircuit Drawing (SMD) 5962-9165401


## Logic Symbol



Pin Names	Description
$\overline{E}_1, \overline{E}_2$	Enable Inputs (Active LOW)
$\overline{S}_0, S_1$	Select Inputs
MR	Master Reset
D <sub>na</sub> -D <sub>nd</sub>	Data Inputs
Q <sub>a</sub> -Q <sub>d</sub>	Data Outputs
$\overline{Q}_{a} - \overline{Q}_{d}$	Complementary Data Outputs

### **Connection Diagrams**





## **Operating Mode Table**

	Con	trols		Outputs				
Ē₁	$\overline{E}_2$	S <sub>1</sub>	<b>S</b> <sub>0</sub>	Q <sub>n</sub>				
н	Х	Х	Х	Latched (Note 1)				
х	н	X	Х	Latched (Note 1)				
L	L	L	L	D <sub>ox</sub>				
L	L	н	L	$D_{0x} + D_{1x}$				
L	L	L	н	L				
L	L	н	н	D <sub>1x</sub>				

L = LOW Voltage Level

X = Don't Care

Note 1: Stores data present before  $\overline{\mathsf{E}}$  went HIGH

## Truth Table

			Inputs	6				Itputs	
MR	Ē	$\overline{E}_2$	S <sub>1</sub>	<b>S</b> ₀	D <sub>1x</sub>	D <sub>0x</sub>	Q <sub>x</sub>	Q <sub>x</sub>	
Н	Х	Х	Х	Х	Х	Х	н	L	
L	L	L	н	н	н	Х	L	Н	
L	L	L	н	н	L	Х	н	L	
L	L	L	L	L	Х	Н	L	Н	
L	L	L	L	L	Х	L	н	L	
L	L	L	L	н	X	Х	н	L	
L	L	L	н	L	н	Х	L	Н	
L	L	L	н	L	Х	н	L	Н	
L	L	L	н	L	L	L	н	L	
L	н	Х	Х	Х	X	Х	Latched (Note 1)		
L	Х	Н	Х	Х	Х	Х	Latche	d (Note 1)	

### Absolute Maximum Ratings (Note 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications. Above which the useful life may be impaired.

Storage Temperature (T <sub>STG</sub> )	–65°C to +150°C
Maximum Junction Temperature (T <sub>J</sub> )	
Ceramic	+175°C
V <sub>EE</sub> Pin Potential to Ground Pin	-7.0V to +0.5V
Input Voltage (DC)	V <sub>EE</sub> to +0.5V
Output Current (DC Output HIGH)	–50 mA

### Military Version DC Electrical Characteristics

 $V_{EE} = -4.2V$  to -5.7V.  $V_{CC} = V_{CCA} = GND$ .  $T_{C} = -55^{\circ}C$  to  $+125^{\circ}C$ 

ESD (Note 3)

# Recommended Operating Conditions

Case Temperature  $(T_C)$ 

Note 3: ESD testing conforms to MIL-STD-883, Method 3015.

Symbol	Parameter	Min	Max	Units	Тc	Cond	itions	Notes
V <sub>OH</sub>	Output HIGH Voltage	-1025	-870	mV	0°C to +125°C			
		-1085	-870	mV	–55°C	$V_{IN} = V_{IH (Max)}$	Loading with	(Notes 4, 5,
V <sub>OL</sub>	Output LOW Voltage	-1830	-1620	mV	0°C to +125°C	or V <sub>IL (Min)</sub>	50Ω to -2.0V	6)
		-1830	-1555	mV	–55°C			
V <sub>OHC</sub>	Output HIGH Voltage	-1035		mV	0°C to +125°C			
		-1085		mV	–55°C	V <sub>IN</sub> = V <sub>IH (Min)</sub>	Loading with	(Notes 4, 5,
V <sub>OLC</sub>	Output LOW Voltage		-1610	mV	0°C to +125°C	or V <sub>IL (Max)</sub>	50 $\Omega$ to –2.0V	6)
			-1555	mV	–55°C			
VIH	Input HIGH Voltage	-1165	-870	mV	–55°C to	Guaranteed HIGH	(Notes 4, 5,	
					+125°C	for ALL Inputs	6, 7)	
VIL	Input LOW Voltage	-1830	-1475	mV	–55°C to	Guaranteed LOW	(Notes 4, 5,	
					+125°C	for ALL Inputs		6, 7)
II.	Input LOW Current	0.50		μA	–55°C to	$V_{EE} = -4.2V$		(Notes 4, 5,
					+125°C	$V_{IN} = V_{IL (Min)}$		6)
I <sub>IH</sub>	Input HIGH Current							
	$\overline{S}_0, S_1$		220					
	$\overline{E}_1, \overline{E}_2$		350	μA	0°C to +125°C			
	D <sub>na</sub> -D <sub>nd</sub>		340			$V_{EE} = -5.7V$		
	MR		430			$V_{IN} = V_{IH (Max)}$		(Notes 4, 5,
	$\overline{S}_0, S_1$		320					6)
	$\overline{E}_1, \overline{E}_2$		500	μA	–55°C			
	D <sub>na</sub> -D <sub>nd</sub>		490					
	MR		630					
I <sub>EE</sub>	Power Supply Current	-95	-32	mA	–55°C to +125°C	Inputs Open		(Notes 4, 5, 6)

Note 4: F100K 300 Series cold temperature testing is performed by temperature soaking (to guarantee junction temperature equals -55°C), then testing immediately without allowing for the junction temperature to stabilize due to heat dissipation after power-up. This provides "cold start" specs which can be considered a worst case condition at cold temperatures.

Note 5: Screen tested 100% on each device at -55°C, +25°C, and +125°C Temp., Subgroups 1, 2, 3, 7, and 8.

Note 6: Sample tested (Method 5005, Table 1) on each Mfg. lot at +25°, +125°C, and -55°C Temp., Subgroups 1, 2, 3, 7, and 8.

Note 7: Guaranteed by applying specified input condition and testing  $\rm V_{OH}/\rm V_{OL}.$ 

www.national.com

≥2000V


Symbol	Parameter	T <sub>c</sub> = -55°C		T <sub>c</sub> =	T <sub>c</sub> = +25°C		⊦125°C	Units	Conditions	Notes
		Min	Max	Min	Max	Min	Max			
t <sub>PLH</sub>	Propagation Delay									
t <sub>PHL</sub>	D <sub>na</sub> –D <sub>nd</sub> to Output	0.40	2.30	0.50	2.20	0.50	2.60	ns		
	(Transparent Mode)									
t <sub>PLH</sub>	Propagation Delay								Figures 1, 2	
t <sub>PHL</sub>	$\overline{S}_0$ , S <sub>1</sub> to Output	0.60	3.00	0.80	2.70	0.80	3.20	ns		(Nistan 0, 0
	(Transparent Mode)									(Notes 8, 9 10)
t <sub>PLH</sub>	Propagation Delay	0.50	2.60	0.60	2.30	0.70	2.70	ns		10)
t <sub>PHL</sub>	$\overline{E}_1, \overline{E}_2$ to Output									
t <sub>PLH</sub>	Propagation Delay	0.60	2.80	0.70	2.60	0.70	2.90	ns	Figures 1, 3	(Notes 8, 9
t <sub>PHL</sub>	MR to Output									10)
t <sub>TLH</sub>	Transition Time	0.40	1.90	0.40	1.90	0.40	1.90	ns	Figures 1, 2	(Note 11)
t <sub>THL</sub>	20% to 80%, 80% to 20%									
t <sub>s</sub>	Setup Time									
	D <sub>na</sub> -D <sub>nd</sub>	0.90		0.90		0.90		ns	Figure 4	(Note 11)
	$\overline{S}_0, S_1$	2.40		2.40		2.40				
	MR (Release Time)	1.50		1.50		1.50			Figure 3	
t <sub>H</sub>	Hold Time									
	D <sub>na</sub> -D <sub>nd</sub>	0.40		0.40		0.40		ns	Figure 4	(Note 11)
	$\overline{S}_0$ , $S_1$	0.00		0.00		0.00				
t <sub>pw</sub> (L)	Pulse Width LOW $\overline{E}_1, \overline{E}_2$	2.00		2.00		2.00		ns	Figure 2	(Note 11)
t <sub>pw</sub> (H)	Pulse Width HIGH MR	2.00		2.00		2.00		ns	Figure 3	(Note 11)


Note 8: F100K 300 Series cold temperature testing is performed by temperature soaking (to guarantee junction temperature equals -55°C), then testing immediately without allowing for the junction temperature to stabilize due to heat dissipation after power-up. This provides "cold start" specs which can be considered a worst case condition at cold temperatures.


Note 9: Screen tested 100% on each device at +25°C, Temperature only, Subgroup A9.


Note 10: Sample tested (Method 5005, Table 1) on each Mfg. lot at +25°, Subgroup A9, and at +125°C, and -55°C Temp., Subgroups A10 & A11.

Note 11: Not tested at +25°C, +125°C and –55°C Temperature (design characterization data).









### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DE-VICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMI-CONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

N	National Semiconductor Corporation	National Semiconductor Europe	National Semiconductor Asia Pacific Customer	National Semiconductor Japan Ltd.
	Americas	Fax: +49 (0) 1 80-530 85 86	Response Group	Tel: 81-3-5620-6175
	Tel: 1-800-272-9959	Email: europe.support@nsc.com	Tel: 65-2544466	Fax: 81-3-5620-6179
	Fax: 1-800-737-7018	Deutsch Tel: +49 (0) 1 80-530 85 85	Fax: 65-2504466	
	Email: support@nsc.com	English Tel: +49 (0) 1 80-532 78 32	Email: sea.support@nsc.com	
		Français Tel: +49 (0) 1 80-532 93 58		
www.n	ational.com	Italiano Tel: +49 (0) 1 80-534 16 80		

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.

Products > Military/Aerospace > Logic > ECL > 100355

# **100355 Product Folder**

## Low Power Quad Multiplexer/Latch

<u>General</u> <u>Description</u>	<b>Features</b>	Datasheet	<u>Package</u> <u>&amp; Models</u>	<u>Samples</u> <u>&amp; Pricing</u>

## Datasheet

Title	Size in Kbytes	Date	Viev	v Online	Dow	nload	Recei	ve via Email
100355 Low Power Quad Multiplexer Latch	148 Kbytes	17-Aug-98	View	<u>Online</u>	Dow	<u>nload</u>	Receiv	<u>ve via Email</u>
100355 Mil-Aero Datasheet MN100355-X	108 Kbytes		View	<u>Online</u>	Dow	nload	Receiv	<u>ve via Email</u>

If you have trouble printing or viewing PDF file(s), see <u>Printing Problems</u>.

## Package Availability, Models, Samples & Pricing

Part Number	Package			Status	Mod	els	Samples & Electronic		ıdgetary Pricing	Std Pack	<u>Package</u> Marking
	Туре	Pins	MSL	-	SPICE	IBIS	Orders	Qty	<b>\$US each</b>	Size	Marking
5962-9165401MXA	<u>CERDIP</u>	24	<u>MSL</u>	Full production	N/A	N/A	Buy Now	50+	\$40.8000	rail of 15	[logo]¢Z¢S¢4¢A\$E 100355DMQB /Q 5962- 9165401MXA
5962-9165401MYA	<u>CERQUAD</u>	24	MSL	Full production	N/A	N/A	Buy Now	50+	\$43.2000	rail of 14	[logo]¢Z¢S¢4¢A Q\$E 100355 FMQB 5962 -9165401 MYA
5962-9165401VXA	<u>CERDIP</u>	24	MSL	Full production	N/A	N/A		50+	\$265.0000	rail of 15	[logo]¢Z¢S¢4¢A\$E 100355J-QMLV 5962-9165401VXA
100355WFQMLV	CERQUAD	24	MSL	Preliminary	N/A	N/A				rail of N/A	[logo]¢Z¢S¢4¢A 100355WF QMLV 5962 F9165401 VYA \$E
RM100355WFQMLV	CERQUAD	24	MSL	Preliminary	N/A	N/A				rail of N/A	[logo]¢Z¢S¢4¢A RM100355WF QMLV WFR# ¢R \$E

5962-9165401VYA	CERQUAD	24	<u>MSL</u>	Full production	N/A	N/A	Į	50+	\$265.0000	rail of 14	[logo]¢Z¢S¢4¢A 100355W- QMLV 5962 -9165401 VYA \$E
-----------------	---------	----	------------	--------------------	-----	-----	---	-----	------------	------------------	----------------------------------------------------------------

## **General Description**

The 100355 contains four transparent latches, each of which can accept and store data from two sources. When both Enable  $(E\#_n)$  inputs are LOW, the data that appears at an output is controlled by the Select  $(S_n)$  inputs, as shown in the Operating Mode table. In addition to routing data from either  $D_0$  or  $D_1$ , the Select inputs can force the outputs LOW for the case where the latch is transparent (both Enables are LOW) and can steer a HIGH signal from either  $D_0$  or  $D_1$  to an output. The Select inputs can be tied together for applications requiring only that data be steered from either  $D_0$  or  $D_1$ . A positive-going signal on either Enable input latches the outputs. A HIGH signal on the Master Reset (MR) input overrides all the other inputs and forces the Q outputs LOW. All inputs have 50 k Ohm pulldown resistors.

## Features

- Greater than 40% power reduction of the 100155
- 2000V ESD protection
- Pin/function compatible with 100155
- Voltage compensated operating range = -4.2V to -5.7V
- Standard Microcircuit Drawing (SMD) 5962-9165401

### [Information as of 5-Aug-2002]

Search	<u>Design</u>	<b>Purchasing</b>	Quality	<u>Company</u>	<u>Home</u>
About Languages . Websit	<u>e Guide</u> . <u>About</u> "Coo	<u>kies"</u> . National is <u>QS</u>	0000 Certified . Priv	acy/Security Statemer	<u>nt</u> .
Contact Us . Site Terms &	Conditions of Use . C	Copyright 2002 © Nation	nal Semiconductor	Corporation . <u>My Prefe</u>	rences .
Feedback					