# Spread Spectrum System Frequency Synthesizer

#### **Features**

- · Maximized EMI suppression using Cypress's spread spectrum technology
- Intel CK98 Specification compliant
- 0.5% downspread outputs deliver up to 10 dB lower EMI
- · Four skew-controlled copies of CPU output
- Eight copies of PCI output (synchronous w/CPU output)
- Four copies of 66-MHz fixed frequency 3.3V clock
- Two copies of CPU/2 outputs for synchronous memory reference
- Three copies of 16.67-MHz IOAPIC clock, synchronous to CPU clock
- One copy of 48-MHz USB output
- Two copies of 14.31818-MHz reference clock
- Programmable to 133- or 100-MHz operation
- Power management control pins for clock stop and shut
- Available in 56-pin SSOP

## **Key Specifications**

Supply Voltages: ...... V<sub>DDQ3</sub> = 3.3V±5%  $V_{DDQ2} = 2.5V \pm 5\%$ 


| CPU Output Jitter:2   | 50 ps   |
|---|---------|
| CPUdiv2 Output Jitter:2   | 50 ps   |
| 48 MHz, 3V66, PCI, IOAPIC Output Jitter:5                         | 00 ps   |
| CPU0:3, CPUdiv2_ 0:1 Output Skew:1                                | 75 ps   |
| PCI_F, PCI1:7 Output Skew:5                                       | 00 ps   |
| 3V66_0:3, IOAPIC0:2 Output Skew;2                                 | 50 ps   |
| CPU to 3V66 Output Offset: 0.0-1.5 ns (CPU le                     | eads)   |
| 3V66 to PCI Output Offset: 1.5-4.0 ns (3V66 le                    | eads)   |
| CPU to IOAPIC Output Offset: 1.5-4.0 ns (CPU le                   | eads)   |
| Logic inputs, except SEL133/100#, have 250-k $\Omega$ presistors. | oull-up |

Table 1. Pin Selectable Frequency<sup>[1]</sup>

| SEL133/100# | CPU0:3 (MHz) | PCI      |
|-------------|--------------|----------|
| 1           | 133 MHz      | 33.3 MHz |
| 0           | 100 MHz      | 33.3 MHz |

#### Note:

1. See Table 2 for complete mode selection details.





#### **Pin Definitions**

| Pin Name     | Pin No.  | Pin<br>Type | Pin Description  |
|--------------|--|-------------|--|
| CPU0:3       | 41, 42, 45, 46                                     | 0           | CPU Clock Outputs 0 through 3: These four CPU clocks run at a frequency set by SEL133/100#. Output voltage swing is set by the voltage applied to VDDQ2.   |
| CPUdiv2_ 0:1 | 49,50  | 0           | Synchronous Memory Reference Clock Output 0 through 1: Reference clock for Direct RDRAM clock generators running at 1/2 CPU clock frequency. Output voltage swing is set by the voltage applied to VDDQ2.              |
| PCI1:7       | 9, 11, 12, 14, 15,<br>17, 18                       | 0           | <b>PCI Clock Outputs 1 through 7:</b> These seven PCI clock outputs run synchronously to the CPU clock. Voltage swing is set by the power connection to VDDQ3. PCI1:7 outputs are stopped when PCI _STOP# is held LOW. |
| PCI_F        | 8  | 0           | <b>PCI_F (PCI Free-running):</b> This PCI clock output runs synchronously to the CPU clock. Voltage swing is set by the power connection to VDDQ3. PCI_F is not affected by the state of PCI_STOP#.                    |
| REF0:1       | 2, 3   | 0           | 14.318-MHz Reference Clock Output: 3.3V copies of the 14.318-MHz reference clock.  |
| IOAPIC0:2    | 53, 54, 55   | 0           | I/O APIC Clock Output: Provides 16.67-MHz fixed frequency. The output voltage swing is set by the power connection to VDDQ2.   |
| 48MHz        | 30   | 0           | <b>48-MHz Output:</b> Fixed 48-MHz USB output. Output voltage swing is controlled by voltage applied to VDDQ3.   |
| 3V66_0:3     | 21, 22, 25, 26                                     | 0           | <b>66-MHz Output 0 through 3:</b> Fixed 66-MHz outputs. Output voltage swing is controlled by voltage applied to VDDQ3.  |
| SEL0:1       | 32, 33   | I           | <b>Mode Select Input 0 through 1:</b> 3.3V LVTTL-compatible input for selecting clock output modes.  |
| SEL133/100#  | 28   | I           | <b>Frequency Selection Input:</b> 3.3V LVTTL-compatible input that selects CPU output frequency as shown in <i>Table 1</i> .   |
| X1           | 5  | I           | Crystal Connection or External Reference Frequency Input: Connect to either a 14.318-MHz crystal or an external reference signal.  |
| X2           | 6  | 0           | <b>Crystal Connection:</b> An output connection for an external 14.318-MHz crystal. If using an external reference, this pin must be left unconnected.   |
| SPREAD#      | 34   | I           | <b>Active LOW Spread Spectrum Enable:</b> 3.3V LVTTL-compatible input that enables spread spectrum mode when held LOW.   |
| PWRDWN#      | 35   | I           | <b>Active LOW Power Down Input:</b> 3.3V LVTTL-compatible asynchronous input that requests the device to enter power-down mode.  |
| CPU_STOP#    | 36   | I           | <b>Active LOW CPU Clock Stop:</b> 3.3V LVTTL-compatible asynchronous input that stops all CPU and 3V66 clocks when held LOW. CPUdiv2 outputs are unaffected by this input.   |
| PCI_STOP#    | 37   | I           | Active LOW PCI Clock Stop: 3.3V LVTTL-compatible asynchronous input that stops all PCI outputs except PCI_F when held LOW.   |
| VDDQ3        | 4, 10, 16, 23, 27,<br>31, 39                       | Р           | <b>Power Connection:</b> Power supply for PCI output buffers, 48-MHz USB output buffer, Reference output buffers, 3V66 output buffers, core logic, and PLL circuitry. Connect to 3.3V supply.                          |
| VDDQ2        | 43, 47, 51, 56                                     | Р           | <b>Power Connection:</b> Power supply for IOAPIC, CPU, and CPUdiv2 output buffers. Connect to 2.5V supply.   |
| GND          | 1, 7, 13, 19, 20,<br>24, 29, 38, 40,<br>44, 48, 52 | G           | <b>Ground Connection:</b> Connect all ground pins to the common system ground plane.   |

#### Overview

The W133 is designed to provide the essential frequency sources to work with advanced multiprocessing Intel® architecture platforms. Split voltage supply signaling provides 2.5V and 3.3V clock frequencies operating up to 133 MHz.

From a low-cost 14.31818-MHz reference crystal oscillator, the W133 generates 2.5V clock outputs to support CPUs, core logic chip set, and Direct RDRAM clock generators. It also provides skew-controlled PCI and IOAPIC clocks synchronous to CPU clock, 48-MHz Universal Serial Bus (USB) clock, and replicates the 14.31818-MHz reference clock.

All CPU, PCI, and IOAPIC clocks can be synchronously modulated for spread spectrum operations. Cypress employs proprietary techniques that provide the maximum EMI reduction while minimizing the clock skews that could reduce system timing margins. Spread Spectrum modulation is enabled by the active LOW control signal SPREAD#.

The W133 also includes power management control inputs. By using these inputs, system logic can stop CPU and/or PCI clocks or power down the entire device to conserve system power.



# **Spread Spectrum Clocking**

The device generates a clock that is frequency modulated in order to increase the bandwidth that it occupies. By increasing the bandwidth of the fundamental and its harmonics, the amplitudes of the radiated electromagnetic emissions are reduced. This effect is depicted in *Figure 1*.

As shown in Figure 1, a harmonic of a modulated clock has a much lower amplitude than that of an unmodulated signal. The reduction in amplitude is dependent on the harmonic number and the frequency deviation or spread. The equation for the reduction is

 $dB = 6.5 + 9*log_{10}(P) + 9*log_{10}(F)$ 

Where P is the percentage of deviation and F is the frequency in MHz where the reduction is measured.

The output clock is modulated with a waveform depicted in Figure 2. This waveform, as discussed in "Spread Spectrum Clock Generation for the Reduction of Radiated Emissions" by Bush, Fessler, and Hardin produces the maximum reduction in the amplitude of radiated electromagnetic emissions. The deviation selected for this chip is –0.5% downspread. Figure 2 details the Cypress spreading pattern. Cypress does offer options with more spread and greater EMI reduction. Contact your local Sales representative for details on these devices.




Figure 1. Typical Clock and SSFTG Comparison




Figure 2. Modulation Waveform Profile



## **Mode Selection Functions**

The W133 supports the following operating modes controlled through the SEL133/100#, SEL0, and SEL1 inputs.

#### **Table 2. Select Functions**

| SEL133/100# | SEL1 | SEL0 | Function                            |
|-------------|------|------|-------------------------------------|
| 0           | 0    | 0    | All Outputs Three-State             |
| 0           | 0    | 1    | (Reserved)                          |
| 0           | 1    | 0    | Active 100 MHz, 48 MHz PLL Inactive |
| 0           | 1    | 1    | Active 100 MHz, 48 MHz PLL Active   |
| 1           | 0    | 0    | Test Mode                           |
| 1           | 0    | 1    | (Reserved)                          |
| 1           | 1    | 0    | Active 133 MHz, 48 MHz PLL Inactive |
| 1           | 1    | 1    | Active 133 MHz, 48 MHz PLL Active   |

Table 3. Truth Table

| SEL<br>133/100# | SEL1 | SEL0 | CPU     | CPUdiv2 | 3V66   | PCI    | 48MHz  | REF        | IOAPIC    | Notes   |
|-----------------|------|------|---------|---------|--------|--------|--------|------------|-----------|---------|
| 0               | 0    | 0    | HI-Z    | HI-Z    | HI-Z   | HI-Z   | HI-Z   | HI-Z       | HI-Z      | 2       |
| 0               | 0    | 1    | n/a     | n/a     | n/a    | n/a    | n/a    | n/a        | n/a       |         |
| 0               | 1    | 0    | 100 MHz | 50 MHz  | 66 MHz | 33 MHz | HI-Z   | 14.318 MHz | 16.67 MHz | 3       |
| 0               | 1    | 1    | 100 MHz | 50 MHz  | 66 MHz | 33 MHz | 48 MHz | 14.318 MHz | 16.67 MHz | 4, 7, 8 |
| 1               | 0    | 0    | TCLK/2  | TCLK/4  | TCLK/4 | TCLK/8 | TCLK/2 | TCLK       | TCLK16    | 5, 6    |
| 1               | 0    | 1    | n/a     | n/a     | n/a    | n/a    | n/a    | n/a        | n/a       |         |
| 1               | 1    | 0    | 133 MHz | 66 MHz  | 66 MHz | 33 MHz | HI-Z   | 14.318 MHz | 16.67 MHz | 3       |
| 1               | 1    | 1    | 133 MHz | 66 MHz  | 66 MHz | 33 MHz | 48 MHz | 14.318 MHz | 16.67 MHz | 4, 7, 8 |

**Table 4. Maximum Supply Current** 

| Condition   | Max. 2.5V supply consumption<br>Max. discrete cap loads,<br>V <sub>DDQ2</sub> =2.625V<br>All static inputs=V <sub>DDQ3</sub> or GND | Max. 3.3V supply consumption<br>Max. discrete cap loads,<br>V <sub>DDQ3</sub> =3.465V or GND |
|---|---|--|
| Powerdown Mode<br>(PWRDWN#=0)   | 100 μΑ  | 200 μΑ   |
| FUII Active 100MHz<br>SEL133/100#=0<br>SEL1, 0=11<br>CPU_STOP#, PCI_STOP#=1 | 75 mA   | 160 mA   |
| Full Active 133MHz<br>SEL133/100#=0<br>SEL1, 0=11<br>CPU_STOP#, PCI_STOP#=1 | 90 mA   | 160 mA   |

- Provided for board level "bed of nails" testing.

  48-MHz PLL disabled to reduce component jitter.

  "Normal" mode of operation.

  TCLK is a test clock over driven on the X1 input during test mode. TCLK mode is based on 133-MHz CPU select logic.
- Required for DC output impedance verification.

  Range of reference frequency is min.=14.316, nominal = 14.31818 MHz, max.=14.32 MHz. Frequency accuracy of 48 MHz is +167 PPM to match USB default.



Table 5. Clock Enable Configuration [9, 10, 11, 12, 13, 14]


| CPU_STOP# | PWRDWN# | PCI_STOP# | CPU | CPUdiv2 | IOAPIC | 3V66 | PCI | PCI_F | REF,<br>48MHz | osc. | VCOs |
|-----------|---------|-----------|-----|---------|--------|------|-----|-------|---------------|------|------|
| X         | 0       | X         | LOW | LOW     | LOW    | LOW  | LOW | LOW   | LOW           | OFF  | OFF  |
| 0         | 1       | 0         | LOW | ON      | ON     | LOW  | LOW | ON    | ON            | ON   | ON   |
| 0         | 1       | 1         | LOW | ON      | ON     | LOW  | ON  | ON    | ON            | ON   | ON   |
| 1         | 1       | 0         | ON  | ON      | ON     | ON   | LOW | ON    | ON            | ON   | ON   |
| 1         | 1       | 1         | ON  | ON      | ON     | ON   | ON  | ON    | ON            | ON   | ON   |

Table 6. Power Management State Transition<sup>[15, 16]</sup>

|           |                      | Latency                          |
|-----------|----------------------|----------------------------------|
| Signal    | Signal State         | No. of rising edges of PCI Clock |
| CPU_STOP# | 0 (disabled)         | 1                                |
|           | 1 (enabled)          | 1                                |
| PCI_STOP# | 0 (disabled)         | 1                                |
|           | 1 (enabled)          | 1                                |
| PWRDWN#   | 1 (normal operation) | 3 ms                             |
|           | 0 (power down)       | 2 max.                           |

# **Timing Diagrams**

**CPU\_STOP#** Timing Diagram<sup>[17, 18, 19, 20, 21, 22]</sup>



#### Notes:

- LOW means outputs held static LOW as per latency requirement below. ON means active.

- ON means active.

  PWRDWN# pulled LOW, impacts all outputs including REF and 48-MHz outputs.

  All 3V66 as well as all CPU clocks stop cleanly when CPU\_STOP# is pulled LOW.

  CPUdiv2, IOAPIC, REF, 48MHz signals are not controlled by the CPU\_STOP# functionality and are enabled in all conditions except PWRDWN#=LOW.

  An "x" indicates a "don't care" condition.

  Clock on/off latency is defined in the number of rising edges of the free-running PCI clock between when the clock disable goes LOW/HIGH to when the first valid clock comes out of the device.
- valid clock comes out of the device.

  Power up latency is from when PWRDWN# goes inactive (HIGH) to when the first valid clocks are driven from the device.

  All internal timing is referenced to the CPU clock.

  The internal label means inside the chip and is a reference only. This in fact may not be the way that the control is designed.


  CPU\_STOP# signal is an input signal that must be made synchronous to free-running PCI\_F.

- 3V66 clocks also stop/start before. PWRDWN# and PCI\_STOP# are shown in a HIGH state.
- Diagrams shown with respect to 133 MHz. Similar operation when CPU clock is 100 MHz.




# Timing Diagrams (continued)

 $\textbf{PCI\_STOP\# Timing Diagram}^{[17,\ 18,\ 22,\ 23,\ 24,\ 25]}$ 



# PWRDWN# Timing Diagram<sup>[17, 22, 26, 27]</sup>



- 23. PCI\_STOP# signal is an input signal that must be made synchronous to PCI\_F output.

  24. All other clocks continue to run undisturbed.

  25. PWRDWN# and CPU\_STOP# are shown in a HIGH state.

  26. The internal label means inside the chip and is a reference only. This in fact may not be the way that the control is designed.

  27. PWRDWN is an asynchronous input and metastable conditions could exist. This signal is required to be synchronized.

  28. The shaded sections on the VCO and the Crystal signals indicate an active clock.



# **Absolute Maximum Ratings**

Stresses greater than those listed in this table may cause permanent damage to the device. These represent a stress rating only. Operation of the device at these or any other conditions above those specified in the operating sections of this specification is not implied. Maximum conditions for extended periods may affect reliability.

| Parameter                         | Description                            | Rating       | Unit |
|-----------------------------------|--|--------------|------|
| V <sub>DD</sub> , V <sub>IN</sub> | Voltage on any pin with respect to GND | -0.5 to +7.0 | V    |
| T <sub>STG</sub>                  | Storage Temperature                    | -65 to +150  | °C   |
| T <sub>A</sub>                    | Operating Temperature                  | 0 to +70     | °C   |
| T <sub>B</sub>                    | Ambient Temperature under Bias         | −55 to +125  | °C   |
| ESD <sub>PROT</sub>               | Input ESD Protection                   | 2 (min.)     | kV   |

# **DC Electrical Characteristics:** $T_A = 0$ °C to +70°C, $V_{DDQ3} = 3.3V \pm 5\%$ , $V_{DDQ2} = 2.5V \pm 5\%$

| Parameter            | Description                                   | Test Condition                  | Min.         | Тур. | Max.                 | Unit |
|----------------------|---|---------------------------------|--------------|------|----------------------|------|
| Supply Curr          | ent   |                                 |              |      |                      |      |
| I <sub>DD-3.3V</sub> | Combined 3.3V Supply Current                  | CPU0:3 =133 MHz <sup>[29]</sup> |              |      | 160                  | mA   |
| I <sub>DD-2.5</sub>  | Combined 2.5V Supply Current                  | CPU0:3 =133 MHz <sup>[29]</sup> |              |      | 90                   | mA   |
| Logic Inputs         | (All referenced to V <sub>DDQ3</sub> = 3.3V)  |                                 | •            | •    |                      |      |
| V <sub>IL</sub>      | Input Low Voltage                             |                                 | GND -<br>0.3 |      | 0.8                  | V    |
| V <sub>IH</sub>      | Input High Voltage                            |                                 | 2.0          |      | V <sub>DD</sub> +0.3 | V    |
| I <sub>IL</sub>      | Input Low Current <sup>[30]</sup>             |                                 |              |      | -25                  | μΑ   |
| I <sub>IH</sub>      | Input High Current <sup>[30]</sup>            |                                 |              |      | 10                   | μΑ   |
| I <sub>IL</sub>      | Input Low Current, SEL133/100#[30]            |                                 |              |      | -5                   | μΑ   |
| I <sub>IH</sub>      | Input High Current, SEL133/100#[30]           |                                 |              |      | 5                    | μΑ   |
| Clock Outpu          | its   |                                 | •            | •    | -                    |      |
| CPU, CPUdi           | v2, IOAPIC (Referenced to V <sub>DDQ2</sub> ) | Test Condition                  | Min.         | Тур. | Max.                 | Unit |
| V <sub>OL</sub>      | Output Low Voltage                            | I <sub>OL</sub> = 1 mA          |              |      | 50                   | mV   |
| V <sub>OH</sub>      | Output High Voltage                           | I <sub>OH</sub> = −1 mA         | 2.2          |      |                      | V    |
| I <sub>OL</sub>      | Output Low Current                            | V <sub>OL</sub> = 1.25V         | 45           | 65   | 100                  | mA   |
| I <sub>OH</sub>      | Output High Current                           | V <sub>OH</sub> = 1.25V         | 45           | 65   | 100                  | mA   |
| 48MHz, REF           | (Referenced to V <sub>DDQ3</sub> )            | Test Condition                  | Min.         | Тур. | Max.                 | Unit |
| V <sub>OL</sub>      | Output Low Voltage                            | I <sub>OL</sub> = 1 mA          |              |      | 50                   | mV   |
| V <sub>OH</sub>      | Output High Voltage                           | $I_{OH} = -1 \text{ mA}$        | 3.1          |      |                      | V    |
| I <sub>OL</sub>      | Output Low Current                            | V <sub>OL</sub> = 1.5V          | 45           | 65   | 100                  | mA   |
| I <sub>OH</sub>      | Output High Current                           | V <sub>OH</sub> = 1.5V          | 45           | 65   | 100                  | mA   |
| PCI, 3V66 (R         | eferenced to V <sub>DDQ3</sub> )              | Test Condition                  | Min.         | Тур. | Max.                 | Unit |
| V <sub>OL</sub>      | Output Low Voltage                            | I <sub>OL</sub> = 1 mA          |              |      | 50                   | mV   |
| V <sub>OH</sub>      | Output High Voltage                           | I <sub>OH</sub> = -1 mA         | 3.1          |      |                      | V    |
| I <sub>OL</sub>      | Output Low Current                            | V <sub>OL</sub> = 1.5V          | 70           | 100  | 145                  | mA   |
| I <sub>OH</sub>      | Output High Current                           | V <sub>OH</sub> = 1.5V          | 65           | 95   | 135                  | mA   |

All clock outputs loaded with 6" 60Ω transmission lines with 20-pF capacitors.
 W133 logic inputs have internal pull-up devices, except SEL133/100# (pull-ups not CMOS level).



# **DC Electrical Characteristics:** $T_A = 0$ °C to +70°C, $V_{DDQ3} = 3.3V \pm 5\%$ , $V_{DDQ2} = 2.5V \pm 5\%$ (continued)

| Parameter          | Description   | Test Condition     | Min. | Тур. | Max. | Unit |
|--------------------|---|--------------------|------|------|------|------|
| Crystal Osc        | illator   |                    | •    | •    | •    | •    |
| V <sub>TH</sub>    | X1 Input threshold Voltage <sup>[31]</sup>                    |                    |      | 1.65 |      | V    |
| C <sub>LOAD</sub>  | Load Capacitance, Imposed on External Crystal <sup>[32]</sup> |                    |      | 18   |      | pF   |
| C <sub>IN,X1</sub> | X1 Input Capacitance <sup>[33]</sup>                          | Pin X2 unconnected |      | 28   |      | pF   |
| Pin Capacita       | ance/Inductance   | •                  | •    | •    | •    | •    |
| C <sub>IN</sub>    | Input Pin Capacitance   | Except X1 and X2   |      |      | 5    | pF   |
| C <sub>OUT</sub>   | Output Pin Capacitance  |                    |      |      | 6    | pF   |
| L <sub>IN</sub>    | Input Pin Inductance  |                    |      |      | 7    | nΗ   |

#### 3.3V AC Electrical Characteristics

 $T_A$  = 0°C to +70°C,  $V_{DDQ3}$  = 3.3V±5%,  $V_{DDQ2}$  = 2.5V± 5%,  $f_{XTL}$  = 14.31818 MHz Spread Spectrum function turned off

AC clock parameters are tested and guaranteed over stated operating conditions using the stated lump capacitive load at the clock output. [34]

#### 3V66 Clock Outputs, 3V66\_0:3 (Lump Capacitance Test Load = 30 pF)

| Parameter       | Description  | Test Condition/Comments   | Min. | Тур. | Max. | Unit |
|-----------------|--|---|------|------|------|------|
| f               | Frequency  | Note 35   |      | 66.6 |      | MHz  |
| t <sub>R</sub>  | Output Rise Edge Rate                              | Measured from 0.4V to 2.4V  | 1    |      | 4    | V/ns |
| t <sub>F</sub>  | Output Fall Edge Rate                              | Measured from 2.4V to 0.4V  | 1    |      | 4    | V/ns |
| t <sub>D</sub>  | Duty Cycle   | Measured on rising and falling edge at 1.5V   | 45   |      | 55   | %    |
| f <sub>ST</sub> | Frequency Stabilization from Power-up (cold start) | Assumes full supply voltage reached within 1 ms from power-up. Short cycles exist prior to frequency stabilization. |      |      | 3    | ms   |
| Z <sub>o</sub>  | AC Output Impedance                                | Average value during switching transition. Used for determining series termination value.                           |      | 15   |      | Ω    |

#### Notes:

X1 input threshold voltage (typical) is V<sub>DD</sub>/2.
 The W133 contains an internal crystal load capacitor between pin X1 and ground and another between pin X2 and ground. Total load placed on crystal is 18 pF; this includes typical stray capacitance of short PCB traces to crystal.
 X1 input capacitance is applicable when driving X1 with an external clock source (X2 is left unconnected).
 Period, jitter, offset, and skew measured on rising edge at 1.5V.
 3066 is CPU/2 for CPU = 133 MHz and (2 x CPU)/3 for CPU = 100 MHz.



## PCI Clock Outputs, PCI\_F and PCI1:7 (Lump Capacitance Test Load = 30 pF)

| Parameter       | Description  | Test Condition/Comments   | Min. | Тур. | Max. | Unit |
|-----------------|--|---|------|------|------|------|
| t <sub>P</sub>  | Period   | Measured on rising edge at 1.5V <sup>[36]</sup>   | 30   |      |      | ns   |
| t <sub>H</sub>  | High Time  | Duration of clock cycle above 2.4V  | 12   |      |      | ns   |
| t <sub>L</sub>  | Low Time   | Duration of clock cycle below 0.4V  | 12   |      |      | ns   |
| t <sub>R</sub>  | Output Rise Edge Rate                              | Measured from 0.4V to 2.4V  | 1    |      | 4    | V/ns |
| t <sub>F</sub>  | Output Fall Edge Rate                              | Measured from 2.4V to 0.4V  | 1    |      | 4    | V/ns |
| t <sub>D</sub>  | Duty Cycle   | Measured on rising and falling edge at 1.5V   | 45   |      | 55   | %    |
| t <sub>JC</sub> | Jitter, Cycle-to-Cycle                             | Measured on rising edge at 1.5V. Maximum difference of cycle time between two adjacent cycles.                      |      |      | 500  | ps   |
| t <sub>SK</sub> | Output Skew  | Measured on rising edge at 1.5V.  |      |      | 500  | ps   |
| t <sub>O</sub>  | 3V66 to PCI Clock<br>Skew                          | Covers all 3V66/PCI outputs. Measured on rising edge at 1.5V. 3V66 leads PCI output.                                | 1.5  |      | 4    | ns   |
| f <sub>ST</sub> | Frequency Stabilization from Power-up (cold start) | Assumes full supply voltage reached within 1 ms from power-up. Short cycles exist prior to frequency stabilization. |      |      | 3    | ms   |
| Z <sub>o</sub>  | AC Output Impedance                                | Average value during switching transition. Used for determining series termination value.                           |      | 15   |      | Ω    |

# REF Clock Outputs, REF0:1 (Lump Capacitance Test Load = 20 pF)

| Parameter       | Description  | Min.  | Тур. | Max.   | Unit |      |
|-----------------|--|---|------|--------|------|------|
| f               | Frequency, Actual                                  | Frequency generated by crystal oscillator   |      | 14.318 |      |      |
| t <sub>R</sub>  | Output Rise Edge Rate                              | Measured from 0.4V to 2.4V  | 0.5  |        | 2    | V/ns |
| t <sub>F</sub>  | Output Fall Edge Rate                              | Measured from 2.4V to 0.4V  | 0.5  |        | 2    | V/ns |
| t <sub>D</sub>  | Duty Cycle   | Measured on rising and falling edge at 1.5V   | 45   |        | 55   | %    |
| f <sub>ST</sub> | Frequency Stabilization from Power-up (cold start) | Assumes full supply voltage reached within 1 ms from power-up. Short cycles exist prior to frequency stabilization. |      |        | 3    | ms   |
| Z <sub>o</sub>  | AC Output Impedance                                | Average value during switching transition. Used for determining series termination value.                           |      | 25     |      | Ω    |

## 48-MHZ Clock Output (Lump Capacitance Test Load = 20 pF)

| Parameter       | Description  | Test Condition/Comments   | Min. | Тур.   | Max. | Unit |
|-----------------|--|---|------|--------|------|------|
| f               | Frequency, Actual                                  | Determined by PLL divider ratio (see m/n below)   |      | 48.008 |      | MHz  |
| f <sub>D</sub>  | Deviation from 48 MHz                              | (48.008 – 48)/48  |      | +167   |      | ppm  |
| m/n             | PLL Ratio  | (14.31818 MHz x 57/17 = 48.008 MHz)   |      | 57/17  |      |      |
| t <sub>R</sub>  | Output Rise Edge Rate                              | Measured from 0.4V to 2.4V  | 0.5  |        | 2    | V/ns |
| t <sub>F</sub>  | Output Fall Edge Rate                              | Measured from 2.4V to 0.4V  | 0.5  |        | 2    | V/ns |
| t <sub>D</sub>  | Duty Cycle   | Measured on rising and falling edge at 1.5V   | 45   |        | 55   | %    |
| f <sub>ST</sub> | Frequency Stabilization from Power-up (cold start) | Assumes full supply voltage reached within 1 ms from power-up. Short cycles exist prior to frequency stabilization. |      |        | 3    | ms   |
| Z <sub>o</sub>  | AC Output Impedance                                | Average value during switching transition. Used for determining series termination value.                           |      | 25     |      | Ω    |

Note:

<sup>36.</sup> PCI clock is CPU/4 for CPU = 133 MHz and CPU/3 for CPU = 100 MHz.



# 2.5V AC Electrical Characteristics

 $T_A$  = 0°C to +70°C,  $V_{DDQ3}$  = 3.3V±5%,  $V_{DDQ2}$ = 2.5V±5%  $f_{XTL}$  = 14.31818 MHz Spread Spectrum function turned off

AC clock parameters are tested and guaranteed over stated operating conditions using the stated lump capacitive load at the clock output.<sup>[37]</sup>

## CPU Clock Outputs, CPU0:3 (Lump Capacitance Test Load = 20 pF)

|                 |  |   | CPU = 133MHz |      | CPL  |      |      |      |      |
|-----------------|--|---|--------------|------|------|------|------|------|------|
| Parameter       | Description  | Test Condition/Comments   | Min.         | Тур. | Max. | Min. | Тур. | Max. | Unit |
| t <sub>P</sub>  | Period   | Measured on rising edge at 1.25V  | 7.5          |      | 7.65 | 10   |      | 10.2 | ns   |
| t <sub>H</sub>  | High Time  | Duration of clock cycle above 2.0V  | 1.87         |      |      | 3.0  |      |      | ns   |
| t_              | Low Time   | Duration of clock cycle below 0.4V  | 1.67         |      |      | 2.8  |      |      | ns   |
| t <sub>R</sub>  | Output Rise Edge Rate                              | Measured from 0.4V to 2.0V  | 1            |      | 4    | 1    |      | 4    | V/ns |
| t <sub>F</sub>  | Output Fall Edge Rate                              | Measured from 2.0V to 0.4V  | 1            |      | 4    | 1    |      | 4    | V/ns |
| t <sub>D</sub>  | Duty Cycle   | Measured on rising and falling edge at 1.25V  | 45           |      | 55   | 45   |      | 55   | %    |
| t <sub>JC</sub> | Jitter, Cycle-to-Cycle                             | Measured on rising edge at 1.25V. Maximum difference of cycle time between two adjacent cycles.                     |              |      | 250  |      |      | 250  | ps   |
| t <sub>SK</sub> | Output Skew  | Measured on rising edge at 1.25V  |              |      | 175  |      |      | 175  | ps   |
| f <sub>ST</sub> | Frequency Stabilization from Power-up (cold start) | Assumes full supply voltage reached within 1 ms from power-up. Short cycles exist prior to frequency stabilization. |              |      | 3    |      |      | 3    | ms   |
| Z <sub>o</sub>  | AC Output Impedance                                |   |              | 20   |      | Ω    |      |      |      |

## CPUdiv2 Clock Outputs, CPUdiv2\_0:1 (Lump Capacitance Test Load = 20 pF)

|                 |  |   | CPU = 133 MHz |      |      | CPU  |      |      |      |
|-----------------|--|---|---------------|------|------|------|------|------|------|
| Parameter       | Description  | Test Condition/Comments   | Min.          | Тур. | Max. | Min. | Тур. | Max. | Unit |
| t <sub>P</sub>  | Period   | Measured on rising edge at 1.25V  | 15            |      | 15.3 | 20   |      | 20.4 | ns   |
| t <sub>H</sub>  | High Time  | Duration of clock cycle above 2.0V  | 5.25          |      |      | 7.5  |      |      | ns   |
| tL              | Low Time   | Duration of clock cycle below 0.4V  | 5.05          |      |      | 7.3  |      |      | ns   |
| t <sub>R</sub>  | Output Rise Edge Rate                                      | Measured from 0.4V to 2.0V  | 1             |      | 4    | 1    |      | 4    | V/ns |
| t <sub>F</sub>  | Output Fall Edge Rate                                      | Measured from 2.0V to 0.4V  | 1             |      | 4    | 1    |      | 4    | V/ns |
| t <sub>D</sub>  | Duty Cycle   | Measured on rising and falling edge at 1.25V  | 45            |      | 55   | 45   |      | 55   | %    |
| t <sub>JC</sub> | Jitter, Cycle-to-Cycle                                     | Measured on rising edge at 1.25V. Maximum difference of cycle time between two adjacent cycles.                     |               |      | 250  |      |      | 250  | ps   |
| t <sub>SK</sub> | Output Skew  | Measured on rising edge at 1.25V  |               |      | 175  |      |      | 175  | ps   |
| f <sub>ST</sub> | Frequency Stabiliza-<br>tion from Power-up<br>(cold start) | Assumes full supply voltage reached within 1 ms from power-up. Short cycles exist prior to frequency stabilization. |               |      | 3    |      |      | 3    | ms   |
| Z <sub>o</sub>  | AC Output Impedance  |   |               | 20   |      | Ω    |      |      |      |

Note:

<sup>37.</sup> Period, Jitter, offset, and skew measured on rising edge at 1.25V.



# IOAPIC Clock Outputs, IOAPIC0:2 (Lump Capacitance Test Load = 20 pF)

| Parameter       | Description  | Test Condition/Comments   | Min | Тур   | Max | Unit |
|-----------------|--|---|-----|-------|-----|------|
| f               | Frequency  | Note 38   |     | 16.67 |     | MHz  |
| t <sub>R</sub>  | Output Rise Edge Rate                              | Measured from 0.4V to 2.0V  | 1   |       | 4   | V/ns |
| t <sub>F</sub>  | Output Fall Edge Rate                              | Measured from 2.0V to 0.4V  | 1   |       | 4   | V/ns |
| t <sub>D</sub>  | Duty Cycle   | Measured on rising and falling edge at 1.25V  | 45  |       | 55  | %    |
| f <sub>ST</sub> | Frequency Stabilization from Power-up (cold start) | Assumes full supply voltage reached within 1 ms from power-up. Short cycles exist prior to frequency stabilization. |     |       | 3   | ms   |
| Z <sub>o</sub>  | AC Output Impedance                                | Average value during switching transition. Used for determining series termination value.                           |     | 20    |     | Ω    |

Note:

# **Ordering Information**

| Ordering Code | Package<br>Name | Package Type           |
|---------------|-----------------|------------------------|
| W133          | Н               | 56-pin SSOP (300 mils) |

Intel is a registered trademark of Intel Corporation.


Document #: 38-00823


<sup>38.</sup> IOAPIC clock is CPU/8 for CPU =  $133 \, \text{MHz}$  and CPU/6 for CPU =  $100 \, \text{MHz}$ .



## **Package Diagram**


#### 56-Pin Small Shrink Outline Package (SSOP, 300 mils)





SEE DETAIL A

END VIEW



#### NOTES:

- MAXIMUM DIE THICKNESS ALLOWABLE IS .025.

- AMAMIM DIE THICKNESS ALLOWABLE IS 025.

  DIMENSIONING & TOLERANCING PER ANSI

  ½ 114.5M.-1982.

  ¼ "D" & TEFERENCE DATUM.

  ¼ "D" & "E" ARE REFERENCE DATUMS AND DO NOT
  INCLUDE MOLD FLASH OR PROTRUSIONS, BUT DOES
  INCLUDE MOLD HASH OR PROTRUSIONS, BUT DOES
  INCLUDE MOLD FLASH OR PROTRUSIONS
  SHALL NOT EXCEED 0.06 INCHES PER SIDE.


  ¾ "L" IS THE LENGTH OF TERMINAL FOR
  SOLDERING TO A SUBSTRATE.


  ¾ "N" IS THE NUMBER OF TERMINAL POSITIONS.


  ¾ TERMINAL DOSITIONS ARE SELVANDED. ROTRUSIONS

- ASSEMBLY LOCATION.

  ATHESE DIMENSIONS APPLY TO THE FLAT SECTION
  OF THE LEAD BETWEEN .005 INCHES AND .010 INCHES
  FROM THE LEAD THE
  12. THIS PART IS COMPLIANT WITH JEDEC SPECIFICATION
  MO-118, VARIATIONS AA, AB, EXCEPT CHAMFER DIMENSION
  h. JEDEC SPECIFICATION FOR h IS .015°/L025°.







#### Summary of nominal dimensions in inches:

Body Width: 0.296 Lead Pitch: 0.025 Body Length: 0.625 Body Height: 0.102

| s              |      | соммо     | N     |                | NOTE   |      | 4       |        | 6          |
|----------------|------|-----------|-------|----------------|--------|------|---------|--------|------------|
| B B            | D    | IMENSIO   |       | N <sub>O</sub> | VARI-  | Ď    |         |        | Ň          |
| 9              | MIN. | NOM.      | MAX.  | ١.             | ATIONS | MIN. | NŌM.    | MAX.   |            |
| Α              | .095 | .102      | .110  |                | AA     | .620 | .625    | .630   | 48         |
| A,             | .008 | .012      | .016  |                | AB     | .720 | .725    | .730   | 56         |
| A,             | .088 | .090      | .092  |                |        |      |         |        |            |
| b              | .008 | .010      | .0135 |                |        | TUIC | TABLE   | NUMBER |            |
| b₁             | .008 | .010      | .012  |                |        | THIS | TABLE I | NINCHE | <b>-</b> S |
| С              | .005 | -         | .010  |                |        |      |         |        |            |
| C <sub>1</sub> | .005 | .006      | .0085 |                |        |      |         |        |            |
| D              | SEE  | VARIATION | IS    | 4              |        |      |         |        |            |
| Е              | .292 | .296      | .299  |                |        |      |         |        |            |
| е              |      | .025 BSC  |       |                |        |      |         |        |            |
| Н              | .400 | .406      | .410  |                |        |      |         |        |            |
| h              | .010 | .013      | .016  |                |        |      |         |        |            |
| L              | .024 | .032      | .040  |                |        |      |         |        |            |
| N              | SEE  | VARIATION | IS    | 6              |        |      |         |        |            |
| χ              | .085 | .093      | .100  | 10             |        |      |         |        |            |
| οĉ             | 0°   | 5°        | 8°    |                |        |      |         |        |            |
|                |      |           |       |                | •      |      |         |        |            |

| S              |       | COMMON    |       |     | NOTE   |           |          | 6         |      |
|----------------|-------|-----------|-------|-----|--------|-----------|----------|-----------|------|
| B              | D     | IMENSIOI  | NS    | N 0 | VARI-  |           |          | N         |      |
| 0              | MIN.  | NOM.      | MAX.  | 1.  | ATIONS | MIN.      | NOM.     | MAX.      |      |
| Α              | 2.41  | 2.59      | 2.79  |     | AA     | 15.75     | 15.88    | 16.00     | 48   |
| A,             | 0.20  | 0.31      | 0.41  |     | AB     | 18.29     | 18.42    | 18.54     | 56   |
| A,             | 2.24  | 2.29      | 2.34  |     |        |           |          |           |      |
| b              | 0.203 | 0.254     | 0.343 |     |        | TI 110 TA |          |           |      |
| b₁             | 0.203 | 0.254     | 0.305 |     |        | THIS TAI  | RE IN IN | IILLIIVIE | IERS |
| С              | 0.127 | -         | 0.254 |     |        |           |          |           |      |
| C <sub>1</sub> | 0.127 | 0.152     | 0.216 |     |        |           |          |           |      |
| D              | SEE   | VARIATION |       | 4   |        |           |          |           |      |
| E              | 7.42  | 7.52      | 7.59  |     |        |           |          |           |      |
| е              |       | 0.635 BSC |       |     |        |           |          |           |      |
| H              | 10.16 | 10.31     | 10.41 |     |        |           |          |           |      |
| h              | 0.25  | 0.33      | 0.41  |     |        |           |          |           |      |
| L              | 0.61  | 0.81      | 1.02  |     |        |           |          |           |      |
| N              | SEE   | VARIATION | IS    | 6   |        |           |          |           |      |
| X              | 2.16  | 2.36      | 2.54  | 10  |        |           |          |           |      |
| ď              | 0°    | 5°        | 8°    |     |        |           |          |           |      |

<sup>©</sup> Cypress Semiconductor Corporation, 1999. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress Semiconductor products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress Semiconductor against all charges.