

# 256K × 8 CMOS FLASH MEMORY

# Table of Content-

1.	GENER	RAL DE	SCRIPTION	3
2.	FEATU	JRES		3
3.	PIN CC	ONFIGL	JRATIONS	4
4.	BLOCK	C DIAG	RAM	4
5.	PIN DE	SCRIF	PTION	4
6.			DESCRIPTION	
	6.1		e Operation	
		6.1.1	Read Mode	
		6.1.2	Write Mode	
		6.1.3	Standby Mode	5
		6.1.4	Output Disable Mode	5
		6.1.5	Auto-select Mode	5
		6.1.6	Reset Mode: Hardware Reset	6
	6.2	Data F	Protection	6
		6.2.1	Low VDD Inhibit	6
		6.2.2	Write Pulse "Glitch" Protection	6
		6.2.3	Logical Inhibit	6
		6.2.4	Power-up Write and Read Inhibit	6
	6.3	Comm	and Definitions	7
		6.3.1	Read Command	7
		6.3.2	Auto-select Command	7
		6.3.3	Byte Program Command	
		6.3.4	Chip Erase Command	8
		6.3.5	Sector Erase Command	8
	6.4	Write (	Operation Status	
		6.4.1	DQ7: Data Polling	
		6.4.2	DQ6: Toggle Bit	
7.	TABLE		PERATING MODES	
	7.1		Bus Operations	
	7.2		elect Codes (High Voltage Method)	
	7.3		dded Programming Algorithm	
	7.4		dded Erase Algorithm	
	7.5	Embe	dded #Data Polling Algorithm	. 13
	7.6		dded Toggle Bit Algorithm	
	7.7		are Product Identification and Boot Block Lockout Detection Acquisition Flow	
	7.8	Boot E	Block Lockout Enable Acquisition Flow	. 15
8.	DC CH	IARAC	TERISTICS	. 16
	8.1	Absolu	ute Maximum Ratings	. 16
	8.2	DC Op	perating Characteristics	. 16
	8.3	Power	-up Timing	. 17

# **W49F002U**



9.	CAPA	CITANCE	17
10.	AC CH	HARACTERISTICS	17
	10.1	AC Test Conditions	17
	10.2	AC Test Load and Waveform	17
	10.3	Read Cycle Timing Parameters	18
	10.4	Write Cycle Timing Parameters	18
	10.5	Datah Polling and Toggle Bit Timing Parameters	19
	10.6	Reset Timing Parameters	19
11.	TIMIN	G WAVEFORMS	20
	11.1	Read Cycle Timing Diagram	20
	11.2	#WE Controlled Command Write Cycle Timing Diagram	20
	11.3	#CE Controlled Command Write Cycle Timing Diagram	21
	11.4	Program Cycle Timing Diagram	21
	11.5	#DATA Polling Timing Diagram	22
	11.6	Toggle Bit Timing Diagram	22
	11.7	Boot Block Lockout Enable Timing Diagram	23
	11.8	Chip Erase Timing Diagram	23
	11.9	Sector Erase Timing Diagram	24
	11.10	Reset Timing Diagram	24
12.	ORDE	RING INFORMATION	25
13.	HOW '	TO READ THE TOP MARKING	26
14.	PACK	AGE DIMENSIONS	27
	14.1	32-pin P-DIP	27
	14.2	32-pin PLCC	27
	14.3	32-pin STSOP (8 x 14 mm)	28
	14.4	32-pin TSOP (8 x 20 mm)	28
15.	VERS	ION HISTORY	29



### 1. GENERAL DESCRIPTION

The W49F002U is a 2-megabit, 5-volt only CMOS flash memory organized as  $256K \times 8$  bits. The device can be programmed and erased in-system with a standard 5V power supply. A 12-volt VPP is not required. The unique cell architecture of the W49F002U results in fast program/erase operations with extremely low current consumption (compared to other comparable 5-volt flash memory products). The device can also be programmed and erased using standard EPROM programmers.


## 2. FEATURES

- Single 5-volt operations:
  - 5-volt Read
  - 5-volt Erase
  - 5-volt Program
- Fast Program operation:
  - Byte-by-Byte programming: 35 μS (typ.)
- Fast Erase operation: 100 mS (typ.)
- Fast Read access time: 70/90/120 nS
- Endurance: 10K cycles (typ.)
- Ten-year data retention
- Hardware data protection
- One 16K byte Boot Block with Lockout protection
- Two 8K byte Parameter Blocks
- Two Main Memory Blocks (96K, 128K) Bytes
- Low power consumption


- Active current: 25 mA (typ.)
- Standby current: 20 μA (typ.)
- Automatic program and erase timing with internal VPP generation
- End of program or erase detection
  - Toggle bit
- Data polling
- Latched address and data
- TTL compatible I/O
- JEDEC standard byte-wide pinouts
- Available packages: 32-pin DIP, 32-pin STSOP (8 mm × 14 mm), 32-pin TSOP (8 mm × 20 mm), 32-pin-PLCC and 32-pin-PLCC Lead free



## 3. PIN CONFIGURATIONS



## 4. BLOCK DIAGRAM



## 5. PIN DESCRIPTION

SYMBOL	PIN NAME
#RESET	Reset
A0 – A17	Address Inputs
DQ0 – DQ7	Data Inputs/Outputs
#CE	Chip Enable
#OE	Output Enable
#WE	Write Enable
Vdd	Power Supply
Vss	Ground



### 6. FUNCTIONAL DESCRIPTION

## 6.1 Device Operation

### 6.1.1 Read Mode

The read operation of the W49F002U is controlled by #CE and #OE, both of which have to be low for the host to obtain data from the outputs. #CE is used for device selection. When #CE is high, the chip is de-selected and only standby power will be consumed. #OE is the output control and is used to gate data from the output pins. The data bus is in high impedance state when either #CE or #OE is high. Refer to the timing waveforms for details.

#### 6.1.2 Write Mode

Device erase and program are accomplished via the command register. The content of the register serves as inputs to the internal state machine. The state machine outputs dictate the function of the device.

The command register itself does not occupy any addressable memory location. The register is a latch used to store the commands, along with the address and data information needed to execute the command. The command register is written to bring #WE to logic low state when #CE is at logic low state and #OE is at logic high state. Addresses are latched on the falling edge of #WE or #CE, whichever happens later; while data is latched on the rising edge of #WE or #CE, whichever happens first. Standard microprocessor write timings are used.

Refer to AC Write Characteristics and the Erase/Programming Waveforms for specific timing parameters.

### 6.1.3 Standby Mode

There are two ways to implement the standby mode on the W49F002U device, both using the #CE pin. A CMOS standby mode is achieved with the #CE input held at VDD -0.3V. Under this condition the current is typically reduced to less than 100  $\mu$ A. A TTL standby mode is achieved with the #CE pin held at VIH. Under this condition the current is typically reduced to less than 3 mA.

In the standby mode the outputs are in the high impedance state, independent of the #OE input.

### 6.1.4 Output Disable Mode

With the #OE input at a logic high level (VIH), output from the device is disabled. This will cause the output pins to be in a high impedance state.

## 6.1.5 Auto-select Mode

The auto-select mode allows the reading of a binary code from the device and will identify its manufacturer and type. This mode is intended to be used by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional over the entire temperature range of the device.

To activate this mode, the programming equipment must force VID (11.5V to 12.5V) on address pin A9. Two identifier bytes may then be sequenced from the device outputs by toggling address A0 from VIL to VIH. All addresses are don't cares except A0 and A1 (see "Auto-select Codes"). **Note: The hardware SID read function is not included in all parts**; **please refer to Ordering Information for details.** 

The manufacturer and device codes may also be read via the command register; i.e., the W49F002U is erased or programmed in a system without access to high voltage on the A9 pin. The command sequence is illustrated in "Auto-select Codes".



Byte 0 (A0 = VIL) represents the manufacturer's code (Winbond = DAh) and byte 1 (A0 = VIH) the device identifier code (W49F002U = 0Bh,). All identifiers for manufacturer and device will exhibit odd parity with DQ7 defined as the parity bit. In order to read the proper device codes when executing the Auto-select, A1 must be VIL.

### 6.1.6 Reset Mode: Hardware Reset

The #RESET pin provides a hardware method of resetting the device to reading array data. When the system drives the #RESET pin low for at least a period of trp, the device immediately terminates any operation in progress, tri-states all data output pins, and ignores all read/write attempts for the duration of the #RESET pulse. The device also resets the internal state machine to reading array data. The operation that was interrupted should be reinitiated once the device is ready to accept another command sequence, to ensure data integrity.

Current is reduced for the duration of the #RESET pulse. When #RESET is held at VIL, the device enters the TTL standby mode; if #RESET is held at Vss, the device enters the CMOS standby mode.

The #RESET pin may be tied to the system reset circuitry. A system reset would thus also reset the Flash memory, enabling the system to read the boot-up firmware from the Flash memory.

### 6.2 Data Protection

The W49F002U is designed to offer protection against accidental erasure or programming caused by spurious system level signals that may exist during power transitions. During power up the device automatically resets the internal state machine in the Read mode. Also, with its control register architecture, alteration of the memory contents only occurs after successful completion of specific multi-bus cycle command sequences. The device also incorporates several features to prevent inadvertent write cycles resulting from VDD power-up and power-down transitions or system noise.

### 6.2.1 Low VDD Inhibit

To avoid initiation of a write cycle during VDD power-up and power-down, the W49F002U locks out when VDD < 2.5V. The write and read operations are inhibited when VDD is less than 2.5V typical. The W49F002U ignores all write and read operations until VDD > 2.5V. The user must ensure that the control pins are in the correct logic state when VDD > 2.5V to prevent unintentional writes.

### 6.2.2 Write Pulse "Glitch" Protection

Noise pulses of less than 10 nS (typical) on #OE, #OE, or #WE will not initiate a write cycle.

## 6.2.3 Logical Inhibit

Writing is inhibited by holding any one of #OE = VIL, #CE = VIH, or #WE = VIH. To initiate a write cycle #CE and #WE must be a logical zero while #OE is a logical one.

## 6.2.4 Power-up Write and Read Inhibit

Power-up of the device with #WE = #CE = VIL and #OE = VIH will not accept commands on the rising edge of #WE. The internal state machine is automatically reset to the read mode on power-up.



### 6.3 Command Definitions

Device operations are selected by writing specific address and data sequences into the command register. Writing incorrect address and data values or writing them in the improper sequence will reset the device to the read mode. "Command Definitions" defines the valid register command sequences. Moreover, both Reset/Read commands are functionally equivalent, resetting the device to the read mode.

### 6.3.1 Read Command

The device will automatically power-up in the read state. In this case, a command sequence is not required to read data. Standard microprocessor read cycles will retrieve array data. This default value ensures that no spurious alteration of the memory content occurs during the power transition.

The device will automatically returns to read state after completing an Embedded Program or Embedded Erase algorithm.

Refer to the AC Read Characteristics and Waveforms for the specific timing parameters.

### 6.3.2 Auto-select Command

Flash memories are intended for use in applications where the local CPU can alter memory contents. As such, manufacture and device codes must be accessible while the device resides in the target system. PROM programmers typically access the signature codes by raising A9 to a high voltage. However, multiplexing high voltage onto the address lines is not generally a desirable system design practice.

The device contains an auto-select command operation to supplement traditional PROM programming methodology. The operation is initiated by writing the auto-select command sequence into the command register. Following the command write, a read cycle from address XX00H retrieves the manufacture code of DAh. A read cycle from address XX01H returns the device code (W49F002U = 0Bh).

### 6.3.3 Byte Program Command

The device is programmed on a byte-by-byte basis. Programming is a four-bus-cycle operation. The program command sequence is initiated by writing two "unlock" write cycles, followed by the program set-up command. The program address and data are written next, which in turn initiate the Embedded program algorithm. Addresses are latched on the falling edge of #CE or #WE, whichever happens later and the data is latched on the rising edge of #CE or #WE, whichever happens first. The rising edge of #CE or #WE (whichever happens first) begins programming using the Embedded Program Algorithm. Upon executing the algorithm, the system is not required to provide further controls or timings. The device will automatically provide adequate internally generated program pulses and verify the programmed cell margin.

The automatic programming operation is completed when the data on DQ7 (also used as Data Polling) is equivalent to the data written to this bit at which time the device returns to the read mode and addresses are no longer latched (see "Hardware Sequence Flags"). Therefore, the device requires that a valid address to the device be supplied by the system at this particular instance of time for Data Polling operations. Data Polling must be performed at the memory location which is being programmed.

Any commands written to the chip during the Embedded Program Algorithm will be ignored. If a hardware reset occurs during the programming operation, the data at that particular location will be corrupted.



Programming is allowed in any sequence and across sector boundaries. Beware that a data "0" cannot be programmed back to a "1". Only erase operations can convert "0"s to "1"s.

Refer to the Embedded Programming Algorithm using typical command strings and bus operations.

### 6.3.4 Chip Erase Command

Chip erase is a six-bus-cycle operation. There are two "unlock" write cycles. These are followed by writing the "set-up" command. Two more "unlock" write cycles are then followed by the chip erase command.

Chip erase does not require the user to program the device prior to erase. Upon executing the Embedded Erase Algorithm command sequence the device will automatically erase and verify the entire memory for an all one data pattern. The erase is performed sequentially on each sector at the same time (see "Feature"). The system is not required to provide any controls or timings during these operations.

The automatic erase begins on the rising edge of the last #WE pulse in the command sequence and terminates when the data on DQ7 is "1" at which time the device returns to read the mode.

Refer to the Embedded Erase Algorithm using typical command strings and bus operations.

### 6.3.5 Sector Erase Command

Sector erase is a six bus cycle operation. There are two "unlock" write cycles. These are followed by writing the "set-up" command. Two more "unlock" write cycles are then followed by the sector erase command. The sector address (any address location within the desired sector) is latched on the falling edge of #WE, while the command (30H) is latched on the rising edge of #WE.

Sector erase does not require the user to program the device prior to erase. When erasing a sector or sectors the remaining unselected sectors are not affected. The system is not required to provide any controls or timings during these operations.

The automatic sector erase begins after the rising edge of the #WE pulse for the last sector erase command pulse and terminates when the data on DQ7, Data Polling, is "1."

Refer to the Embedded Erase Algorithm using typical command strings and bus operations.

## 6.4 Write Operation Status

### 6.4.1 DQ7: Data Polling

The W49F002U device features Data Polling as a method to indicate to the host that the embedded algorithms are in progress or completed.

During the Embedded Program Algorithm, an attempt to read the device will produce the complement of the data last written to DQ7. Upon completion of the Embedded Program Algorithm, an attempt to read the device will produce the true data last written to DQ7.

During the Embedded Erase Algorithm, an attempt to read the device will produce a "0" at the DQ7 output. Upon completion of the Embedded Erase Algorithm, an attempt to read the device will produce a "1" at the DQ7 output.

The flowchart for Data Polling (DQ7) is shown in "Data Polling Algorithm".

For chip erase, the Data Polling is valid after the rising edge of the sixth pulse in the six #WE write pulse sequence. For sector erase, the Data Polling is valid after the last rising edge of the sector erase #WE pulse.

Just prior to the completion of Embedded Algorithm operations DQ7 may change asynchronously while the output enable (#OE) is asserted low. This means that the device is driving status information on DQ7 at one instant of time and then that byte's valid data at the next instant of time. Depending on when the system samples the DQ7 output, it may read the status or valid data. Even if the device has



completed the Embedded Algorithm operations and DQ7 has a valid data, the data outputs on DQ0 – DQ6 may be still invalid. The valid data on DQ0 – DQ7 will be read on the successive read attempts.

The Data Polling feature is only active during the Embedded Programming Algorithm, Embedded Erase Algorithm, or sector erase time-out (see "Command Definitions").

See "#DATA Polling During Embedded Algorithm Timing Diagrams".

## 6.4.2 DQ6: Toggle Bit

The W49F002U also features the "Toggle Bit" as a method to indicate to the host system that the embedded algorithms are in progress or completed.

During an Embedded Program or Erase Algorithm cycle, successive attempts to read (#OE toggling) data from the device at any address will result in DQ6 toggling between one and zero. Once the Embedded Program or Erase Algorithm cycle is completed, DQ6 will stop toggling and valid data will be read on the next successive attempt. During programming, the Toggle Bit is valid after the rising edge of the fourth #WE pulse in the four write pulse sequence. For chip erase, the Toggle Bit is valid after the rising edge of the sixth #WE pulse in the six write pulse sequence. For Sector erase, the Toggle Bit is valid after the last rising edge of the sector erase #WE pulse. The Toggle Bit is active during the sector erase time-out.

## 7. TABLE OF OPERATING MODES

## 7.1 Device Bus Operations

MODE	PIN						
MODE	#CE	#OE	#WE	#RESET	A0 – A17	DQ0 – DQ7	
Read	VIL	VIL	VIH	VIH	Ain	Dout	
Write	VIL	VIH	VIL	Vih	Ain	Din	
Write Inhibit	VIH	Х	VIL	Х	Х	High Z/DOUT	
vviite illilibit	VIH	Х	Х	Vih	Х	High Z/DOUT	
Standby	VIH	Χ	Х	VIH	Х	High Z	
Output Disable	VIL	VIH	VIH	Vih	Х	High Z	
Reset	Χ	Χ	Χ	VIL	Χ	High Z	



## 7.2 Auto-select Codes (High Voltage Method)

DESCRIPTION	#CE	#OE	#WE	OTHER ADD	A9	A1	A0	DQ7 TO DQ0
Manufacturer ID: Winbond	VIL	VIL	VIH	Х	VID	VIL	VIL	DAh
Device ID: W49F002U (Top Boot Block)	VIL	VIL	VIH	Х	VID	VIL	VIH	0Bh

#### Notes:

- 1. SA = Sector Address, X = Don't Care. Sector Protection Verification: 01h (protected); 00h (unprotected).
- 2. The hardware SID read function is not included in all parts; please refer to Ordering Information for details.

## **Hardware Sequence Flags**

	OPERATION	DQ7 (NOTE)	DQ6
Standard Mode	Embedded Program Algorithm	#DQ7	Toggle
Staridard Wode	Embedded Erase Algorithm	0	Toggle

Note: DQ7 require a valid address when reading status information. Refer to the appropriate subsection for further details.

## Command Definition<sup>(1)</sup>

COMMAND	NO. OF	1TH CYCLE	2ND CYCLE	3RD CYCLE	4TH CYCLE	5TH CYCLE	6TH CYCLE	
DESCRIPTION	CYCLES	ADDR. DATA	ADDR. DATA	ADDR. DATA	ADDR. DATA	ADDR. DATA	ADDR. DATA	
Read	1	AIN DOUT						
Chip Erase	6	5555 AA	2AAA 55	5555 80	5555 AA	2AAA 55	5555 10	
Sector Erase	6	5555 AA	2AAA 55	5555 80	5555 AA	2AAA 55	SA <sup>(3)</sup> 30	
Byte Program	4	5555 AA	2AAA 55	5555 A0	AIN DIN			
Boot Block Lockout	6	5555 AA	2AAA 55	5555 80	5555 AA	2AAA 55	5555 40	
Product ID Entry	3	5555 AA	2AAA 55	5555 90				
Product ID Exit (2)	3	5555 AA	2AAA 55	5555 F0				
Product ID Exit (2)	1	XXXX F0						

#### Notes:

- 1. Address Format: A14 A0 (Hex); Data Format: DQ7 DQ0 (Hex)
- 2. Either one of the two Product ID Exit commands can be used.
- 3. SA means: Sector Address

If SA is within 3C000 to 3FFFF (Boot Block address range), and the Boot Block programming lockout feature is activated, nothing will happen and the device will go back to read mode after 100nS.

If the Boot Block programming lockout feature is not activated, this command will erase Boot Block.

If SA is within 3A000 to 3BFFF (Parameter Block1 address range), this command will erase PB1.


If SA is within 38000 to 39FFF (Parameter Block2 address range), this command will erase PB2.

If SA is within 20000 to 37FFF (Main Memory Block1 address range), this command will erase MMB1.

If SA is within 00000 to 1FFFF (Main Memory Block2 address range), this command will erase MMB2.




# 7.3 Embedded Programming Algorithm






# 7.4 Embedded Erase Algorithm






# 7.5 Embedded #Data Polling Algorithm




# 7.6 Embedded Toggle Bit Algorithm





# 7.7 Software Product Identification and Boot Block Lockout Detection Acquisition Flow




Notes for software product identification/boot block lockout detection:

- (1) Data Format: DQ15 DQ8 (Don't Care), DQ7 DQ0 (Hex); Address Format: A14 A0 (Hex)
- (2) A1 A16 = VIL; manufacture code is read for A0 = VIL; device code is read for A0 = VIH.
- (3) The device does not remain in identification and boot block lockout detection mode if power down.
- (4) If the output data in DQ0 = 1, the boot block programming lockout feature is activated; if the output data in DQ0 = 0, the lockout feature is inactivated and the block can be programmed.
- (5) The device returns to standard operation mode.
- (6) Optional 1-write cycle (write F0 hex at XXXX address) can be used to exit the product identification/boot block lockout detection.



# 7.8 Boot Block Lockout Enable Acquisition Flow





## 8. DC CHARACTERISTICS

# 8.1 Absolute Maximum Ratings

PARAMETER	RATING	UNIT
Power Supply Voltage to Vss Potential	-0.5 to +7.0	V
Operating Temperature	0 to +70	°C
Storage Temperature	-65 to +150	°C
D.C. Voltage on Any Pin to Ground Potential Except A9	-0.5 to VDD +1.0	V
Transient Voltage (<20 nS) on Any Pin to Ground Potential	-1.0 to VDD +1.0	V
Voltage on A9 Pin to Ground Potential	-0.5 to 12.5	V

**Note:** Exposure to conditions beyond those listed under Absolute Maximum Ratings may adversely affect the life and reliability of the device.

# 8.2 DC Operating Characteristics

(V<sub>DD</sub> =  $5.0V \pm 10\%$ , V<sub>SS</sub> = 0V, T<sub>A</sub> = 0 to  $70^{\circ}$  C)

PARAMETER	evm	SYM. TEST CONDITIONS -		LIMITS			
FARAMETER	5 i W.			TYP.	MAX.	UNIT	
Power Supply Current	Icc	#CE = #OE = VIL, #WE = VIH, all DQs open Address inputs = VIL/VIH, at f = 5 MHz		25	50	mA	
Standby VDD Current (TTL input)	ISB1	#CE = VIH, all DQs open Other inputs = VIL/VIH	-	2	3	mA	
Standby VDD Current (CMOS input)	ISB2	#CE = VDD -0.3V, all DQs open Other inputs = VDD -0.3V/ Vss	-	20	100	μА	
Input Leakage Current	ILI	VIN = Vss to VDD	-	-	10	μА	
Output Leakage Current	ILO	VOUT = Vss to VDD	-	-	10	μА	
Input Low Voltage	VIL	-	-0.3	-	0.8	٧	
Input High Voltage	VIH	-	2.0	-	VDD +0.5	V	
Output Low Voltage	Vol	IOL = 2.1 mA	-	-	0.45	V	
Output High Voltage	Vон	IOH = -0.4 mA	2.4	-	-	V	



# 8.3 Power-up Timing

PARAMETER	SYMBOL	TYPICAL	UNIT
Power-up to Read Operation	Tpu. READ	100	μS
Power-up to Write Operation	TPU. WRITE	5	mS

## 9. CAPACITANCE

 $(V_{DD} = 5.0V, T_A = 25^{\circ} C, f = 1 MHz)$ 


PARAMETER	SYMBOL	CONDITIONS	MAX.	UNIT
I/O Pin Capacitance	CI/O	VI/O = 0V	12	pF
Input Capacitance	Cin	VIN = 0V	6	pF

## 10. AC CHARACTERISTICS

## 10.1 AC Test Conditions

PARAMETER	CONDITIONS
Input Pulse Levels	0V to 3V
Input Rise/Fall Time	<5 nS
Input/Output Timing Level	1.5V / 1.5V
Output Load	1 TTL Gate and CL = 30pF (for 70 nS/ 90 nS), 100 pF (for 120 nS)

## 10.2 AC Test Load and Waveform





AC Characteristics, continued

# 10.3 Read Cycle Timing Parameters

 $(V_{DD} = 5.0V \pm 10\%, V_{DD} = 0V, T_A = 0 \text{ to } 70^{\circ} \text{ C})$ 

PARAMETER	SYM.	W49F002U-70		W49F002U-90		W49F002U-120		UNIT
TAXAMETER		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	Olviii
Read Cycle Time	TRC	70	-	90	-	120	-	nS
Chip Enable Access Time	TCE	-	70	-	90	-	120	nS
Address Access Time	TAA	-	70	-	90	-	120	nS
Output Enable Access Time	TOE	-	35	-	40	-	50	nS
#CE Low to Active Output	Tclz	0	-	0	-	0	-	nS
#OE Low to Active Output	Tolz	0	-	0	-	0	-	nS
#CE High to High-Z Output	TCHZ	-	25	-	25	-	30	nS
#OE High to High-Z Output	Тонz	-	25	-	25	-	30	nS
Output Hold from Address Change	Тон	0	-	0	-	0	-	nS

# 10.4 Write Cycle Timing Parameters

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Address Setup Time	Tas	0	-	-	nS
Address Hold Time	Тан	50	-	-	nS
#WE and #CE Setup Time	Tcs	0	-	-	nS
#WE and #CE Hold Time	Тсн	0	-	-	nS
#OE High Setup Time	Toes	0	-	-	nS
#OE High Hold Time	Тоен	0	-	-	nS
#CE Pulse Width	Тср	100	-	-	nS
#WE Pulse Width	Twp	100	-	-	nS
#WE High Width	TWPH	100	-	-	nS
Data Setup Time	TDS	50	-	-	nS
Data Hold Time	TDH	10	-	-	nS
Byte Programming Time	Твр	-	35	50	μS
Erase Cycle Time	TEC	-	0.1	0.2	S

**Note:** All AC timing signals observe the following guidelines for determining setup and hold times: (a) High level signal's reference level is V<sub>I</sub>H and (b) low level signal's reference level is V<sub>I</sub>L.



AC Characteristics, continued

# 10.5 Datah Polling and Toggle Bit Timing Parameters

PARAMETER	SYM.	W49F002U-70		W49F002U-90		W49F002U-120		UNIT
TAXAMETER	O i iii.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
#OE to Data Polling Output Delay	TOEP	-	35	-	40	-	50	nS
#CE to Data Polling Output Delay	ТСЕР	-	70	-	90	-	120	nS
#OE to Toggle Bit Output Delay	TOET	-	35	-	40	-	50	nS
#CE to Toggle Bit Output Delay	Тсет	-	70	-	90	-	120	nS


# **10.6 Reset Timing Parameters**

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
VDD stable to Reset Active	TPRST	1	-	-	mS
Reset Pulse Width	TRSTP	500	-	-	nS
Reset Active to Output Float	TRSTF	-	-	50	nS
Reset Inactive to Input Active	Trst	1	1	-	μS




# 11. TIMING WAVEFORMS

# 11.1 Read Cycle Timing Diagram




# 11.2#WE Controlled Command Write Cycle Timing Diagram






# 11.3#CE Controlled Command Write Cycle Timing Diagram




# 11.4 Program Cycle Timing Diagram






# 11.5 #DATA Polling Timing Diagram




# 11.6 Toggle Bit Timing Diagram






# 11.7 Boot Block Lockout Enable Timing Diagram




# 11.8 Chip Erase Timing Diagram






# 11.9 Sector Erase Timing Diagram



# 11.10 Reset Timing Diagram





## 12. ORDERING INFORMATION

PART NO.	ACCES S TIME (nS)	POWER SUPPLY CURRENT MAX. (mA)	STANDBY VDD CURRENT MAX. (µA)		CYCLE	HARDWARE SID READ FUNCTION
W49F002U-70B	70	50	100 (CMOS)	32-pin DIP	10K	Y
W49F002U-90B	90	50	100 (CMOS)	32-pin DIP	10K	Υ
W49F002U-12B	120	50	100 (CMOS)	32-pin DIP	10K	Y
W49F002UT70B	70	50	100 (CMOS)	32-pin TSOP (8 mm × 20 mm)	10K	Υ
W49F002UT90B	90	50	100 (CMOS)	32-pin TSOP (8 mm × 20 mm)	10K	Y
W49F002UT12B	120	50	100 (CMOS)	32-pin TSOP (8 mm × 20 mm)	10K	Y
W49F002UP70B	70	50	100 (CMOS)	32-pin PLCC	10K	Υ
W49F002UP90B	90	50	100 (CMOS)	32-pin PLCC	10K	Y
W49F002UP12B	120	50	100 (CMOS)	32-pin PLCC	10K	Y
W49F002UQ70B	70	50	100 (CMOS)	32-pin STSOP (8 mm × 14 mm)	10K	Y
W49F002UQ90B	90	50	100 (CMOS)	32-pin STSOP (8 mm × 14 mm)	10K	Υ
W49F002UQ12B	120	50	100 (CMOS)	32-pin STSOP (8 mm × 14 mm)	10K	Υ
W49F002U70BN	70	50	100 (CMOS)	32-pin DIP	10K	N
W49F002U90BN	90	50	100 (CMOS)	32-pin DIP	10K	N
W49F002U12BN	120	50	100 (CMOS)	32-pin DIP	10K	N
W49F002UT70N	70	50	100 (CMOS)	32-pin TSOP (8 mm × 20 mm)	10K	N
W49F002UT90N	90	50	100 (CMOS)	32-pin TSOP (8 mm × 20 mm)	10K	N
W49F002UT12N	120	50	100 (CMOS)	32-pin TSOP (8 mm × 20 mm)	10K	N
W49F002UP70N	70	50	100 (CMOS)	32-pin PLCC	10K	N
W49F002UP90N	90	50	100 (CMOS)	32-pin PLCC	10K	N
W49F002UP12N	120	50	100 (CMOS)	32-pin PLCC	10K	N
W49F002UQ70N	70	50	100 (CMOS)	32-pin STSOP (8 mm × 14 mm)	10K	N
W49F002UQ90N	90	50	100 (CMOS)	32-pin STSOP (8 mm × 14 mm)	10K	N
W49F002UQ12N	120	50	100 (CMOS)	32-pin STSOP (8 mm × 14 mm)	10K	N
W49F002UP12Z	120	50	100 (CMOS)	32-pin PLCC Lead free	10K	Y

### Notes:

- 1. Winbond reserves the right to make changes to its products without prior notice.
- 2. Purchasers are responsible for performing appropriate quality assurance testing on products intended for use in applications where personal injury might occur as a consequence of product failure.
- 3. Winbond offers Top Boot Block device, if any of Bottom Boot Block devices is required, please contact Winbond FAEs.
- 4. In Hardware SID read function column: Y = with SID read function; N = without SID read function.



## 13. HOW TO READ THE TOP MARKING

Example: The top marking of 48-pin TSOP W49F002UT70B



1<sup>st</sup> line: winbond logo

2<sup>nd</sup> line: the part number: W49F002UT70B

3<sup>rd</sup> line: the lot number

4<sup>th</sup> line: the tracking code: <u>149 O B SA</u>

149: Packages made in '01, week 49


O: Assembly house ID: A means ASE, O means OSE, ...etc. B: IC revision; A means version A, B means version B, ...etc.

SA: Process code




## 14. PACKAGE DIMENSIONS

## 14.132-pin P-DIP




## 14.232-pin PLCC






Package Dimensions, continued

## 14.332-pin STSOP (8 x 14 mm)



# 14.432-pin TSOP (8 x 20 mm)





## 15. VERSION HISTORY

VERSION	DATE	PAGE	DESCRIPTION
A1	Nov. 1999	-	Renamed from W49F002/B/U/N
A2	Apr. 2000	1, 13 – 15, 20	Add the 120 nS bin
		14	Change Tbp(typ.) from 10 μS to 35 μS Change Tec (max.) from 1 Sec to 0.2 Sec
A3	Dec. 2000	All	Modify some function description
		3, 9, 25	Add in Hardware SID read note
		1, 25, 27	Add in 32-pin TSOP (8 mm x 14 mm) package
A4	Jan. 2001	All	Typo correction
A5	Aug. 13, 2001	16,22	Add Reset Timing Parameters and Diagram
A6	Feb. 21, 2002	1, 25, 28	Rename STOP (8 x 14 mm) as STSOP (8 x 14 mm)
		4	Modify Low VDD Write Inhibit description
		13	Add in Software Product Identification and Boot Block Lockout Detection Acquisition Flow
		14	Add in Boot Block Lockout Enable Acquisition Flow
		24	Add HOW TO READ THE TOP MARKING
A7	April 19, 2005	1, 24	Addition 32 PLCC Lead free package

## **Important Notice**

Winbond products are not designed, intended, authorized or warranted for use as components in systems or equipment intended for surgical implantation, atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, or for other applications intended to support or sustain life. Further more, Winbond products are not intended for applications wherein failure of Winbond products could result or lead to a situation wherein personal injury, death or severe property or environmental damage could occur.

Winbond customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Winbond for any damages resulting from such improper use or sales.





**Headquarters** 

No. 4, Creation Rd. III, Science-Based Industrial Park, Hsinchu, Taiwan TEL: 886-3-5770066 FAX: 886-3-5665577 http://www.winbond.com.tw/

Taipei Office 9F, No.480, Rueiguang Rd., Neihu Chiu, Taipei, 114, Taiwan, R.O.C. TEL: 886-2-8177-7168 FAX: 886-2-8751-3579 Winbond Electronics Corporation America 2727 North First Street, San Jose,

CA 95134, U.S.A. TEL: 1-408-9436666 FAX: 1-408-5441798

**Winbond Electronics Corporation Japan** 

7F Daini-ueno BLDG, 3-7-18 Shinyokohama Kohoku-ku, Yokohama, 222-0033 TEL: 81-45-4781881 FAX: 81-45-4781800 Winbond Electronics (Shanghai) Ltd. 27F, 2299 Yan An W. Rd. Shanghai,

200336 China TEL: 86-21-62365999 FAX: 86-21-62365998

Winbond Electronics (H.K.) Ltd. Unit 9-15, 22F, Millennium City, No. 378 Kwun Tong Rd., Kowloon, Hong Kong TEL: 852-27513100 FAX: 852-27552064

Please note that all data and specifications are subject to change without notice.

All the trade marks of products and companies mentioned in this data sheet belong to their respective owners.