EOREX 93LC46/56/57/66/86

1K/2K/2K/4K/16K-Bit Microwire Serial EEPROM

FEATURES

- High speed operation:
 - 93LC46/56/57/66: 1MHz
 - 93LC86: 3MHz
- Low power CMOS technology
- 1.8 to 6.0 volt operation
- Selectable x8 or x16 memory organization
- Self-timed write cycle with auto-clear
- Hardware and software write protection

- Power-up inadvertant write protection
- 1,000,000 Program/erase cycles
- 100 year data retention
- Commercial, industrial and automotive temperature ranges
- Sequential read (except EM93LC46)
- Program enable (PE) pin (EM93LC86 only)

DESCRIPTION

The 93LC46/56/57/66/86 are 1K/2K/2K/4K/16K-bit Serial EEPROM memory devices which are configured as either registers of 16 bits (ORG pin at V_{CC}) or 8 bits (ORG pin at GND). Each register can be written (or read) serially by using the DI (or DO) pin. The 93LC46/56/57/66/86 are manufactured using EOREX's advanced

CMOS EEPROM floating gate technology. The devices are designed to endure 1,000,000 program/erase cycles and have a data retention of 100 years. The devices are available in 8-pin DIP, 8-pin SOIC or 8-pin TSSOP packages.

PIN CONFIGURATION


DIP Pack	(age (P, L)	SOIC Pac	kage (J,W)	SOIC Pa	ckage (S,V)	SOIC Pa	ckage (K,X)	TSSOP Pa	ckage (U,Y <u>)</u> **
cs =•1	8 ⊒ Vcc	NC (PE*) □ •1	8 🗀 ORG	cs 🗀 •1	8 ⊒ Vcc		8 □ Vcc	cs 🗗 •1	8 Vcc
SK □ 2	7 ☐ NC (PE*)	Vcc □ 2	7 🗀 GND	SK 🖂 2	7 ☐ NC (PE*)	SK 🖂 2	7 ☐ NC (PE*)	SK 🗀 2	7 ├─ NC (PE*)
DI 🖂 3	6 🗆 ORG	CS 🖂 3	6 🗀 DO	DI 🗀 3	6 🗀 ORG	DI 🗀 3	6 🗀 ORG	DI 🗀 3	6 ORG
DO □ 4	5 GND	SK 🖂 4	5 🗀 DI	DO [] 4	5 GND	DO 🖂 4	5 GND	DO - 4	5 GND

PIN FUNCTIONS

Pin Name	Function					
CS	Chip Select					
SK	Clock Input					
DI	Serial Data Input					
DO	Serial Data Output					
Vcc	+1.8 to 6.0V Power Supply					
GND	Ground					
ORG	Memory Organization					
NC	No Connection					
PE*	Program Enable					

Note: When the ORG pin is connected to VCC, the x16 organization is selected. When it is connected to ground, the x8 pin is selected. If the ORG pin is left unconnected, then an internal pullup device will select the x16 organization.

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias55°C to +125°C
Storage Temperature65°C to +150°C
Voltage on any Pin with Respect to Ground ⁽¹⁾ 2.0V to +V _{CC} +2.0V
$\mbox{V}_{\mbox{\footnotesize CC}}$ with Respect to Ground2.0V to +7.0V
Package Power Dissipation Capability $(T_A = 25^{\circ}C)$
Lead Soldering Temperature (10 secs) 300°C
Output Short Circuit Current ⁽²⁾ 100 mA

*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions outside of those listed in the operational sections of this specification is not implied. Exposure to any absolute maximum rating for extended periods may affect device performance and reliability.

RELIABILITY CHARACTERISTICS

Symbol	Parameter	Reference Test Method	Min	Тур	Max	Units
N _{END} ⁽³⁾	Endurance	MIL-STD-883, Test Method 1033	1,000,000			Cycles/Byte
T _{DR} ⁽³⁾	Data Retention	MIL-STD-883, Test Method 1008	100			Years
Vzap ⁽³⁾	ESD Susceptibility	MIL-STD-883, Test Method 3015	2000			Volts
I _{LTH} (3)(4)	Latch-Up	JEDEC Standard 17	100			mA

D.C. OPERATING CHARACTERISTICS

 V_{CC} = +1.8V to +6.0V, unless otherwise specified.

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Icc1	Power Supply Current (Operating Write)	fsk = 1MHz Vcc = 5.0V			3	mA
I _{CC2}	Power Supply Current (Operating Read)	f _{SK} = 1MHz V _{CC} = 5.0V			500	μΑ
I _{SB1}	Power Supply Current (Standby) (x8 Mode)	CS = 0V ORG=GND			10	μΑ
I _{SB2} ⁽⁵⁾	Power Supply Current (Standby) (x16Mode)	CS=0V ORG=Float or V _{CC}			0	μΑ
I⊔	Input Leakage Current	$V_{IN} = 0V \text{ to } V_{CC}$			1	μΑ
ILO	Output Leakage Current (Including ORG pin)	V _{OUT} = 0V to V _{CC} , CS = 0V			1	μΑ
V _{IL1}	Input Low Voltage	4.5V ≤ V _{CC} < 5.5V	-0.1		0.8	V
V _{IH1}	Input High Voltage	4.5V ≤ V _{CC} < 5.5V	2		V _{CC} + 1	V
V _{IL2}	Input Low Voltage	1.8V ≤ V _{CC} < 4.5V	0		Vcc x 0.2	V
V _{IH2}	Input High Voltage	4.8V ≤ V _{CC} < 4.5V	V _{CC} x 0.7		V _{CC} +1	V
V _{OL1}	Output Low Voltage	$4.5V \le V_{CC} < 5.5V$ $I_{OL} = 2.1mA$			0.4	V
V _{OH1}	Output High Voltage	$4.5V \le V_{CC} < 5.5V$ $I_{OH} = -400\mu A$	2.4			V
V _{OL2}	Output Low Voltage	$1.8V \le V_{CC} < 4.5V$ $I_{OL} = 1mA$			0.2	V
V _{OH2}	Output High Voltage	$1.8V \le V_{CC} < 4.5V$ $I_{OH} = -100\mu A$	V _{CC} - 0.2			V

Note:

(1) The minimum DC input voltage is -0.5V. During transitions, inputs may undershoot to -2.0V for periods of less than 20 ns. Maximum DC voltage on output pins is V_{CC} +0.5V, which may overshoot to V_{CC} +2.0V for periods of less than 20 ns.

(2) Output shorted for no more than one second. No more than one output shorted at a time.

2

- This parameter is tested initially and after a design or process change that affects the parameter. Latch-up protection is provided for stresses up to 100 mA on address and data pins from –1V to V_{CC} +1V.
- (5) Standby Current (ISB₂)=0μA (<900nA) for 93LC46/56/57/66, (ISB₂)=2μA for 93LC86.

PIN CAPACITANCE

Symbol	Test	Conditions	Min	Тур	Max	Units
C _{OUT} (3)	Output Capacitance (DO)	V _{OUT} =0V			5	pF
C _{IN} (3)	Input Capacitance (CS, SK, DI, ORG)	V _{IN} =0V			5	pF

INSTRUCTION SET

Instruction	Device	Start	Opcode	Addr	ess	Da	ıta	Comments	PE ⁽²⁾	
	Type Bi			x8 x16		x8 x16				
READ	93LC46	1	10	A6-A0	A5-A0			Read Address AN-A0		
	93LC56(1) 1	10	A8-A0	A7-A0					
	93LC66	1	10	A8-A0	A7-A0					
	93LC57	1	10	A7-A0	A6-A0					
	93LC86	1	10	A10-A0	A9-A0				Х	
ERASE	93LC46	1	11	A6-A0	A5-A0			Clear Address AN-A0		
	93LC56 ⁽¹	1) 1	11	A8-A0	A7-A0					
	93LC66	1	11	A8-A0	A7-A0					
	93LC57	1	11	A7-A0	A6-A0					
	93LC86	1	11	A10-A0	A9-A0				I	
WRITE	93LC46	1	01	A6-A0	A5-A0	D7-D0	D15-D0	Write Address AN-A0		
	93LC56 ⁽¹	1) 1	01	A8-A0	A7-A0	D7-D0	D15-D0			
	93LC66	1	01	A8-A0	A7-A0	D7-D0	D15-D0			
	93LC57	1	01	A7-A0	A6-A0	D7-D0	D15-D0			
	93LC86	1	01	A10-A0	A9-A0	D7-D0	D15-D0			
EWEN	93LC46	1	00	11XXXXX	11XXXX			Write Enable		
	93LC56	1	00	11XXXXXXX	11XXXXXXX					
	93LC66	1	00	11XXXXXXX	11XXXXXXX					
	93LC57	1	00	11XXXXXX	11XXXXX					
	93LC86	1	00	11XXXXXXXX	X 11XXXXXXXX				>	
EWDS	93LC46	1	00	00XXXXX	00XXXX			Write Disable		
	93LC56	1	00	00XXXXXXX	00XXXXXX					
	93LC66	1	00	00XXXXXXX	00XXXXXX					
	93LC57	1	00	00XXXXXX	00XXXXX					
	93LC86	1	00	00XXXXXXXX	X 00XXXXXXX				>	
ERAL	93LC46	1	00	10XXXXX	10XXXX			Clear All Addresses		
	93LC56	1	00	10XXXXXXX	10XXXXXX					
	93LC66	1	00	10XXXXXXX	10XXXXXX					
	93LC57	1	00	10XXXXXX	10XXXXX					
	93LC86	1	00	10XXXXXXXX	X 10XXXXXXX					
WRAL	93LC46	1	00	01XXXXX	01XXXX	D7-D0	D15-D0	Write All Addresses		
	93LC56	1	00	01XXXXXXX	01XXXXXX	D7-D0	D15-D0			
	93LC66	1	00	01XXXXXXX	01XXXXXX	D7-D0	D15-D0			
	93LC57	1	00	01XXXXXX	01XXXXX	D7-D0	D15-D0			
	93LC86	1	00	01XXXXXXXX	X 01XXXXXXXX	D7-D0	D15-D0		I	

Note:

⁽¹⁾ Address bit A8 for 256x8 ORG and A7 for 128x16 ORG are "Don't Care" bits, but must be kept at either a "1" or "0" for READ, WRITE and ERASE commands.

(2) Applicable only to 93LC86

(3) This parameter is tested initially and after a design or process change that affects the parameter.

A.C. CHARACTERISTICS (93LC46/56/57/66)

					Lin	nits			
			V _C (V _C 2.5\	c = /-6V	_	c = -5.5 V	
SYMBOL	PARAMETER	Test Conditions	Min	Max	Min	Max	Min	Max	Units
STIVIDUL	PANAIVIETEN	Conditions	IVIIII	IVIAX	IVIIII	IVIAX	IVIIII	IVIAX	Units
tcss	CS Setup Time		200		100		50		ns
tcsH	CS Hold Time		0		0		0		ns
t _{DIS}	DI Setup Time		400		200		100		ns
t _{DIH}	DI Hold Time		400		200		100		ns
t _{PD1}	Output Delay to 1			1		0.5		0.25	μs
t _{PD0}	Output Delay to 0	$C_L = 100pF$		1		0.5		0.25	μs
t _{HZ} ⁽¹⁾	Output Delay to High-Z	(3)		400		200		100	ns
t _{EW}	Program/Erase Pulse Width			10		10		10	ms
t _{CSMIN}	Minimum CS Low Time		1		0.5		0.25		μs
tskhi	Minimum SK High Time		1		0.5		0.25		μs
tsklow	Minimum SK Low Time		1		0.5		0.25		μs
tsv	Output Delay to Status Valid			1		0.5		0.25	μs
SK _{MAX}	Maximum Clock Frequency		DC	250	DC	500	DC	1000	kHz

A.C. CHARACTERISTICS (93LC86)

		Test		cc = V-6V	_	c = V-6V		cc = /-5.5 V	
SYMBOL	PARAMETER	Conditions	Min	Max	Min	Max	Min	Max	Units
tcss	CS Setup Time		200		100		50		ns
tcsH	CS Hold Time		0		0		0		ns
t _{DIS}	DI Setup Time		200		100		50		ns
tDIH	DI Hold Time		200		100		50		ns
t _{PD1}	Output Delay to 1			1		0.5		0.15	μs
t _{PD0}	Output Delay to 0	$C_L = 100pF$		1		0.5		0.15	μs
t _{HZ} ⁽¹⁾	Output Delay to High-Z	(3)		400		200		100	ns
tew	Program/Erase Pulse Width			5		5		5	ms
tcsmin	Minimum CS Low Time		1		0.5		0.15		μs
tskhi	Minimum SK High Time		1		0.5		0.15		μs
tsklow	Minimum SK Low Time		1		0.5		0.15		μs
tsv	Output Delay to Status Valid			1		0.5		0.1	μs
SK _{MAX}	Maximum Clock Frequency		DC	500	DC	1000	DC	3000	kHz

NOTE:

⁽¹⁾ This parameter is tested initially and after a design or process change that affects the parameter.

POWER-UP TIMING (1)(2)

SYMBOL	PARAMETER	Max	Units
t _{PUR}	Power-up to Read Operation	1	ms
t _{PUW}	Power-up to Write Operation	1	ms

NOTE:

- This parameter is tested initially and after a design or process change that affects the parameter.
 t_{PUR} and t_{PUW} are the delays required from the time V_{CC} is stable until the specified operation can be initiated.
 The input levels and timing reference points are shown in "AC Test Conditions" table.

A.C. TEST CONDITIONS

Input Rise and Fall Times	≤ 50ns	
Input Pulse Voltages	0.4V to 2.4V	$4.5 \text{V} \leq \text{V}_{\text{CC}} \leq 5.5 \text{V}$
Timing Reference Voltages	0.8V, 2.0V	4.5V ≤ V _{CC} ≤ 5.5V
Input Pulse Voltages	0.2V _{CC} to 0.7V _{CC}	1.8V ≤ V _{CC} ≤ 4.5V
Timing Reference Voltages	0.5V _{CC}	1.8V ≤ V _{CC} ≤ 4.5V

DEVICE OPERATION


The 93LC46/56(57)66/86 is a 1024/2048/4096/ 16,384-bit nonvolatile memory intended for use with industry standard microprocessors. The 93LC46/56/ 57/66/86 can be organized as either registers of 16 bits or 8 bits. When organized as X16, seven 9-bit instructions for 93LC46; seven 10-bit instructions for 93LC57; seven 11-bit instructions for 93LC56 and 93LC66; seven 13-bit instructions for 93LC86; control the reading, writing and erase operations of the device. When organized as X8, seven 10-bit instructions for 93LC46; seven 11-bit instructions for 93LC57; seven 12-bit instructions for 93LC56 and 93LC66:seven 14-bit instructions for 93LC86; control the reading, writing and erase operations of the device. The 93LC46/56/57/66/86 operates on a single power supply and will generate on chip, the high voltage required during any write operation.

Instructions, addresses, and write data are clocked into

the DI pin on the rising edge of the clock (SK). The DO pin is normally in a high impedance state except when reading data from the device, or when checking the ready/busy status after a write operation.


The ready/busy status can be determined after the start of a write operation by selecting the device (CS high) and polling the DO pin; DO low indicates that the write operation is not completed, while DO high indicates that the device is ready for the next instruction. If necessary, the DO pin may be placed back into a high impedance state during chip select by shifting a dummy "1" into the DI pin. The DO pin will enter the high impedance state on the falling edge of the clock (SK). Placing the DO pin into the high impedance state is recommended in applications where the DI pin and the DO pin are to be tied together to form a common DI/O pin.

Figure 1. Sychronous Data Timing



93LC46/56/57/66/86 F03

Figure 2a. Read Instruction Timing (93LC46)



93LC46/56/57/66/86 F04

The format for all instructions sent to the device is a logical "1" start bit, a 2-bit (or 4-bit) opcode, 6-bit (93LC46)/ /7-bit (93LC57)/ 8-bit (93LC56 or 93LC66)/10-bit (93LC86) continuously asserted and SK continues to toggle, the (an additional bit when organized X8) and for write operations a 16-bit data field (8-bit for X8 organizations).

Note: This note is applicable only to 93LC86. The Write, Erase, Write all and Erase all instructions require PE=1. If PE is left floating, 93C86 is in Program Enabled mode. For Write Enable and Write Disable instruction PE=don't care.

Read

Upon receiving a READ command and an address (clocked into the DI pin), the DO pin of the 93LC46/ 56/57/66/86 will come out of the high impedance state and, after sending an initial dummy zero bit, will begin shifting out the data addressed (MSB first). The output data bits will toggle on the rising edge of the SK clock and are stable after the specified time delay (tPD0 or tPD1).

For the 93LC56/57/66/86, after the initial data word has been shifted out and CS remains asserted with the SK clock continuing to toggle, the device will automatically

increment to the next address and shift out the next data word in a sequential READ mode. As long as CS is device will keep incrementing to the next address automatically until it reaches to the end of the address space, then loops back to address 0. In the sequential READ mode, only the initial data word is preceded by a dummy zero bit. All subsequent data words will follow without a dummy zero bit.

Write

After receiving a WRITE command, address and the data, the CS (Chip Select) pin must be deselected for a minimum of t_{CSMIN}. The falling edge of CS will start the self clocking clear and data store cycle of the memory location specified in the instruction. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the 93LC46/56/57/66/86 can be determined by selecting the device and polling the DO pin. Since this device features Auto-Clear before write, it is NOT necessary to erase a memory location before it is written into.

Figure 2b. Read Instruction Timing (93LC56/57/66/86)





Figure 3. Write Instruction Timing



93LC46/56/57/66/86 F05

Erase

Upon receiving an ERASE command and address, the CS (Chip Select) pin must be deasserted for a minimum of tcsmin. The falling edge of CS will start the self clocking clear cycle of the selected memory location. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the 93LC46/56/57/66/86 can be determined by selecting the device and polling the DO pin. Once cleared, the content of a cleared location returns to a logical "1" state.

Erase/Write Enable and Disable

The 93LC46/56/57/66/86 powers up in the write disable state. Any writing after power-up or after an EWDS (write disable) instruction must first be preceded by the EWEN (write enable) instruction. Once the write instruction is enabled, it will remain enabled until power to the device is removed, or the EWDS instruction is sent. The EWDS instruction can be used to disable all 93LC46/56/57/66/86 write and clear instructions, and will prevent any accidental writing or clearing of the device. Data can be read normally from the device regardless of the write enable/disable status.


Erase All

Upon receiving an ERAL command, the CS (Chip Select) pin must be deselected for a minimum of tcsmin. The falling edge of CS will start the self clocking clear cycle of all memory locations in the device. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the 93LC46/56/57/66/86 can be determined by selecting the device and polling the DO pin. Once cleared, the contents of all memory bits return to a logical "1" state.

Write All


Upon receiving a WRAL command and data, the CS (Chip Select) pin must be deselected for a minimum of t_{CSMIN}. The falling edge of CS will start the self clocking data write to all memory locations in the device. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. (*Note 1.*) The ready/ busy status of the 93LC46/56/57/66/86 can be determined by selecting the device and polling the DO pin. It is not necessary for all memory locations to be cleared before the WRAL command is executed.

Figure 4. Erase Instruction Timing




93LC46/56/57/66/86 F06

Figure 5. EWEN/EWDS Instruction Timing




93LC46/56/57/66/86 F07

Figure 6. ERAL Instruction Timing



93LC46/56/57/66/86 F08

Figure 7. WRAL Instruction Timing



9

93LC46/56/57/66/86 F09

Plastic DIP Outline Dimensions

8-pin DIP (300mil) Outline Dimensions








Symphol .		Dimensions in mil						
Symbol	Min.	Nom.	Max.					
Α	355	_	375					
В	240	_	260					
С	125	_	135					
D	125	_	145					
E	16	_	20					
F	50	_	70					
G	_	100	_					
Н	295	_	315					
I	335	_	375					
α	0°	_	15°					

SOP Outline Dimensions

8-pin SOP (150mil) Outline Dimensions








Symbol	Dimensions in mil		
	Min.	Nom.	Max.
Α	228	_	244
В	149	_	157
С	14	_	20
C'	189	_	197
D	53	_	69
E	_	50	_
F	4	_	10
G	22	_	28
Н	4	_	12
α	0°	_	10°

Carrier Tape Dimensions



SOP 8N

Symbol	Description	Dimensions in mm	
W	Carrier Tape Width	12.0+0.3 -0.1	
Р	Cavity Pitch	8.0±0.1	
E	Perforation Position	1.75±0.1	
F	Cavity to Perforation (Width Direction)	5.5±0.1	
D	Perforation Diameter	1.55±0.1	
D1	Cavity Hole Diameter	1.5+0.25	
P0	Perforation Pitch	4.0±0.1	
P1	Cavity to Perforation (Length Direction)	2.0±0.1	
A0	Cavity Length	6.4±0.1	
В0	Cavity Width	5.20±0.1	
K0	Cavity Depth	2.1±0.1	
t	Carrier Tape Thickness	0.3±0.05	
С	Cover Tape Width	9.3	