



CH7025/CH7026 TV/VGA Encoder

Features

- TV encoder targets for handheld device, surveillance camera and automobile market.
- Supports multiple output formats such as analog TV (NTSC and PAL), VGA and HDTV (480p,576p,720p, 1080i). Sync signals can be provided in separated or composite manner.
- Three on-chip 10-bit high speed DACs providing flexible output capabilities such as single, double or triple CVBS output, YPbPr output, RGB output and simultaneous CVBS and S-video output.
- 90/180/270 degree image rotation and vertical or horizontal flip.
- 16-Mbit SDRAM is used as a frame buffer for frame rate conversion.
- · Flexible up and down scaling.
- Programmable 24-bit/18-bit/16-bit/15-bit/12-bit/8-bit digital input interface supports various RGB (RGB888, RGB666, RGB565 and etc), YCbCr (4:4:4 YcbCr, ITU656) and 2x or 3x multiplexed input. CPU interface is also supported.
- Supports flexible input resolution up to 800x800 and 1024x680.
- Pixel by pixel brightness, contrast, hue and saturation adjustment for each output is supported. (For RGB output, only brightness and contrast adjustment is supported).
- Pixel by pixel horizontal position adjustment and line by line vertical position adjustment.
- Supports MacrovisionTM 7.1 L1 in CH7025. CH7026 is a Non-Macrovision version of the CH7025
- Supports MacrovisionTM copy protection for progressive scan TV (480p, 576p) in CH7025
- · Supports CGMS-A for analog TV and HDTV
- TV/Monitor connection detection capability. DAC can be switched off based on detection result.
- Programmable power management.
- Flexible pixel clock frequency from graphics controller is supported. (2.3MHz –120MHz)
- Flexible input clock from crystal or oscillator is supported. (2.3MHz – 64MHz)
- · Supports slave input clock mode only.
- Fully programmable through serial port.
- IO and SPC/SPD voltage supported is from 1.2V to 3.3V.
- Offered in BGA or QFP package.

General Description

The CH7025/CH7026 is a semiconductor device targeting for handheld market, surveillance camera and automobile multimedia system. This device accepts digital video signals through its 24-bit input bus and generates NTSC, PAL, VGA or HDTV (480p, 576p, 720p and 1080i) video signal by its 10-bit DACs. In addition, CH7025/26 has an embedded 16-Mbit SDRAM to support the CPU interface.

CH7025/26 has incorporated an advanced technology that can perform real-time video rotations and frame rate conversions for incoming video stream. These complicated tasks are achieved by storing video data to the internal SDRAM and applying scaling process if required. CH7025/26 provides great flexibility for accepting different video data formats including RGB and YcbCr (e.g. RGB565, RGB 666, RGB 888, ITU 656).

The CH7025/26 is available in BGA or QFP package.

Note: the above feature list is subject to change without notice. Please contact Chrontel for more information and current updates.





Figure 1: CH7025/CH7026 block diagram

1.0 Pin-out

1.1 Package diagram

1.1.1 The 80-pin BGA Package Diagram



1.1.2 The 80-pin LQFP Package Diagram




Figure 3: 80-pin LQFP package

1.2 Pin description

Table 1: Pin name description (BGA package)

Pin #	Type	Symbol	Description
A3, E4, B4, A4, E5, B5, A5, D4, D5, D6, A7, E6, B7, A8, F6, B8, B9, C9, C8, D9, D8, E8, F7, E9	In(F)	D[23:0]	Data[0] through Data[23] Inputs These pins accept the 24 data inputs from a digital video port of a graphics controller. The swing is defined by VDDIO.
C2	Inout	V	Vertical Sync Input / Output When the SYO control bit is low, this pin accepts a vertical sync input for use with the input data. The amplitude will be 0 to VDDIO. When the SYO control bit is high, the device will output a vertical sync pulse. The output is driven from the VDDIO supply.
B3	Inout	H/WEB	Horizontal Sync Input / Output When the SYO control bit is low, this pin accepts a horizontal sync input for use with the input data. The amplitude will be 0 to VDDIO. When the SYO control bit is high, the device will output a horizontal sync pulse. The output is driven from the VDDIO supply. It is also the WEB signal of CPU interface.
A2	In	DE/CSB	Data Input Indicator When the pin is high, the input data is active. When the pin is low, the input data is blanking. It is also the CSB signal of CPU interface The amplitude will be 0 to VDDIO.
D2	In	AS	Address select
F5	In	ATPG	ATPG Enable (Internally pull-down) This pin should be left open or pulled low with a 10k resistor in the application. This pin configures the precondition for scan chain and boundary scan test when high. Otherwise it should be low. Voltage level is 0 to 3.3V. Reserved pin.
C1	In	ResetB	Reset * Input When this pin is low, the device is held in the hardware reset condition. When this pin is high, reset is controlled through the serial port.
K9	Inout	SPD	Serial Port Data Input / Output This pin functions as the bi-directional data pin of the serial port. External pull-up resister is required.
L9	In	SPC	Serial Port Clock Input This pin functions as the clock pin of the serial port. External pull-up resister is required.
L4	Out	DAC0	CVBS, S-video, YPbPr or Analog RGB output Full swing is up to 1.3v
L3	Out	DAC1	CVBS, S-video, YPbPr or Analog RGB output Full swing is up to 1.3v

CHRONTEL

Pin #	Type	Symbol	Description
L2	Out	DAC2	CVBS, S-video, YPbPr or Analog RGB output
			Full swing is up to 1.3v
L5	In	ISET	Current Set Resistor Input
			This pin sets the DAC current. A 1.2k ohm, 1% tolerance
			resistor should be connected between this pin and
			AGND_DAC using short and wide traces.
K7	In	XI	Crystal Input / External Reference Input
			For master mode and some situation of the slave mode, a
			parallel resonance crystal (± 20 ppm) should be attached
			between this pin and XO. However, an external 3.3V
			CMOS compatible clock can drive the XI/FIN input.
K8	Out	XO	Crystal Output
			For master mode and some situation of the slave mode, a
			parallel resonance crystal (± 20 ppm) should be attached
			between this pin and XI / FIN. However, if an external
770		C CY Y	CMOS clock is attached to XI/FIN, XO should be left open.
F9	In	GCLK	External Clock Inputs
			The input is the clock signal input to the device for use with
D1	0.4	VSO	the H, V, DE and D[23:0] data.
B1 B2	Out		Vertical sync signal output
A1	Out	HSO	Horizontal sync signal output
	Out	CSYNC	Composite sync output
F8	Power	VDDIO	IO supply voltage (1.2-3.3V)
B6	Power	DVDD	Digital supply voltage (1.8V)
D1, F1, L7, G9	Power	AVDD	Analog supply voltage (2.5 – 3.3V)
K6	Power	AVDD_PLL	PLL supply voltage (1.8V)
K4	Power	AVDD_DAC	DAC power supply (2.5 – 3.3V)
E2, H1	Power	VDDQ_MEM	SDRAM output buffer supply voltage
G2 10 114	-	1100 1101	(1.8V or 2.5V)
G2, J8, H6	Power	VDD_MEM	SDRAM device supply voltage (2.5V)
A6	Power	DGND	Digital supply ground
F4, F2, L6, G8	Power	AGND	Analog supply ground
K5	Power	AGND_PLL	PLL supply ground
K3	Power	AGND_DAC	DAC supply ground
E1, J1	Power	GNDQ_MEM	SDRAM output buffer supply ground
F3, H9, H8	Power	GND_MEM	SDRAM device supply ground

Table 2: Pin name descriptions (LQFP80 package)

Pin#	Type	Symbol	Description
52 - 67 70 - 77	In	D[23:0]	Data[0] through Data[23] Inputs These pins accept the 24 data inputs from a digital video port of a
70 77			graphics controller. The swing is defined by VDDIO.
79	Inout	V	Vertical Sync Input / Output
			When the SYO control bit is low, this pin accepts a vertical sync input for use with the input data. The amplitude will be 0 to VDDIO.
			When the SYO control bit is high, the device will output a vertical sync pulse. The output is driven from the VDDIO supply.
78	Inout	H/WEB	Horizontal Sync Input / Output
			When the SYO control bit is low, this pin accepts a horizontal sync input for use with the input data. The amplitude will be 0 to VDDIO.
			When the SYO control bit is high, the device will output a horizontal sync pulse. The output is driven from the VDDIO supply.
			It is also the WEB signal of CPU interface.
80	In	DE/CSB	Data Input Indicator
			When the pin is high, the input data is active.
			When the pin is low, the input data is blanking. CSB signal input of CPU interface
			The amplitude will be 0 to VDDIO.
5	In	AS	Chip address select
			0: 76h
			1: 75h
4	In	ATPG	ATPG Enable
			(Internally pull-down)
			This pin should be left open or pulled low with a 10k resistor in the
			application. This pin configures the pre-condition for scan chain and
			boundary scan test when high. Otherwise it should be low. Voltage level is 0 to 3.3V.
			Reserved pin.
6	In	ResetB	Reset * Input
			When this pin is low, the device is held in the power-on reset
			condition. When this pin is high, reset is controlled through the serial
			port.
38	Inout	SPD	Serial Port Data Input / Output
			This pin functions as the bi-directional data pin of the serial port.
39	In	SPC	External pull-up resister is required. Serial Port Clock Input
37	111	Sic	This pin functions as the clock pin of the serial port. External pull-up
			resister is required.
29	Out	DAC0	CVBS, S-video, YPbPr or Analog RGB output
			Full swing is up to 1.3v
27	Out	DAC1	CVBS, S-video, YPbPr or Analog RGB output
	_		Full swing is up to 1.3v
25	Out	DAC2	CVBS, S-video, YPbPr or Analog RGB output
31	In	ISET	Full swing is up to 1.3v Current Set Resistor Input
31	111	ISE I	This pin sets the DAC current. A 1.2k ohm, 1% tolerance resistor
			should be connected between this pin and AGND_DAC using short
			and wide traces.
35	In	XI	Crystal Input / External Reference Input
	1		For master mode and some situation of the slave mode, a parallel

CHRONTEL

Pin#	Type	Symbol	Description
			resonance crystal (± 20 ppm) should be attached between this pin and XO. However, an external 3.3V CMOS compatible clock can drive the XI/FIN input.
36	Out	XO	Crystal Output For master mode and some situation of the slave mode, a parallel resonance crystal (± 20 ppm) should be attached between this pin and XI / FIN. However, if an external CMOS clock is attached to XI/FIN, XO should be left open.
50	In	GCLK	External Clock Inputs The input is the clock signal input to the device for use with the H, V, DE and D[23:0] data.
2	Out	VSO	Vertical sync signal output, The amplitude of this pin is from 0 to AVDD
1	Out	HSO	Horizontal sync signal output, The amplitude of this pin is from 0 to AVDD
3	Out	CSYNC	Composite sync output, The amplitude of this pin is from 0 to AVDD
51	Power	VDDIO	IO supply voltage (1.2-3.3V)
69	Power	DVDD	Digital supply voltage (1.8V)
8 12 37 49	Power	AVDD	Analog supply voltage
33	Power	AVDD_PLL	PLL supply voltage
24 28	Power	AVDD_DAC	DAC power supply
10 18	Power	VDDQ_MEM	SDRAM output buffer supply voltage
14 44 45	Power	VDD_MEM	SDRAM device supply voltage
68	Power	DGND	Digital supply ground
7 11 34 48	Power	AGND	Analog supply ground
32	Power	AGND_PLL	PLL supply ground
26 30	Power	AGND_DAC	DAC supply ground
9 19	Power	GNDQ_MEM	SDRAM output buffer supply ground
13 46 47	Power	GND_MEM	SDRAM device supply ground

2.0 Package Dimensions




Figure 4: 80 Pin BGA Package

Table of Dimensions

No. of	Leads		SYMBOL									
80 (5 X	6 mm)	A B C D E F G H					Н	I	J	K		
Milli-	Min	6.00	5.00	5.00	0.50	4.00	0.50		0.22	0.30	0.60	0.30
meters	Max	0.00	5.00	5.00	0.50	4.00	0.50	1.20	0.30	0.30	0.00	0.30

Notes:

1. All dimensions conform to JEDEC standard MO-216.






Figure 5: 80 Pin LQFP Package

Table of Dimensions

No. of	Leads		SYMBOL								
80 (10 X	10 mm)	A	В	С	D	E	F	G	Н	I	J
Milli-	MIN	11.90	9.90	0.40	0.13	1.35	0.05	1.00	0.45	0.09	0°
meters	MAX	12.10	10.10	0.40	0.23	1.45	0.15	1.00	0.75	0.20	7 °

Notes:

- 1. Conforms to JEDEC standard JESD-30 MS-026D.
- 2. Dimension B: Top Package body size may be smaller than bottom package size by as much as 0.15 mm.
- 3. Dimension B does not include allowable mold protrusions up to 0.25 mm per side.

Disclaimer

This document provides technical information for the user. Chrontel reserves the right to make changes at any time without notice to improve and supply the best possible product and is not responsible and does not assume any liability for misapplication or use outside the limits specified in this document. We provide no warranty for the use of our products and assume no liability for errors contained in this document. The customer should make sure that they have the most recent data sheet version. Customers should take appropriate action to ensure their use of the products does not infringe upon any patents. Chrontel, Inc. respects valid patent rights of third parties and does not infringe upon or assist others to infringe upon such rights.

Chrontel PRODUCTS ARE NOT AUTHORIZED FOR AND SHOULD NOT BE USED WITHIN LIFE SUPPORT SYSTEMS OR NUCLEAR FACILITY APPLICATIONS WITHOUT THE SPECIFIC WRITTEN CONSENT OF Chrontel. Life support systems are those intended to support or sustain life and whose failure to perform when used as directed can reasonably expect to result in personal injury or death.

ORDERING INFORMATION								
Part Number	Package Type	Copy Protection	Operating Temperature Range					
CH7025A-GF	80TFBGA, Lead-free	Macrovision™	Commercial : -20 to 70°C					
CH7025A-GFI	80TFBGA, Lead-free	Macrovision™	Industrial : -40 to 85°C					
CH7025A-TF	80LQFP, Lead-free	Macrovision™	Commercial : -20 to 70°C					
CH7025A-TFI	80LQFP, Lead-free	Macrovision™	Industrial : -40 to 85°C					
CH7026A-GF	80TFBGA, Lead-free	None	Commercial : -20 to 70°C					
CH7026A-GFI	80TFBGA, Lead-free	None	Industrial : -40 to 85°C					
CH7026A-TF	80LQFP, Lead-free	None	Commercial : -20 to 70°C					
CH7026A-TFI	80LQFP, Lead-free	None	Industrial : -40 to 85°C					

Chrontel

2210 O'Toole Avenue, Suite 100, San Jose, CA 95131-1326 Tel: (408) 383-9328 Fax: (408) 383-9338

www.chrontel.com E-mail: sales@chrontel.com

©2008 Chrontel, Inc. All Rights Reserved. Printed in the U.S.A.