RETOKO

HIGH POWER FACTOR PREREGULATOR

FEATURES

- Control Boost PWM to 0.99 Power Factor
- Limit Line Current Distortion to <5%
- World-Wide Operation Without Switches
- Feed-Forward Line Regulation
- Low Noise Sensitivity


DESCRIPTION

The TK81854 family of integrated circuits provide active power factor correction for power systems that otherwise would draw non-sinusoidal current from sinusoidal power lines. These parts implement all the control functions necessary to build a power supply preregulator capable of optimally using available power-line current while minimizing line-current distortion. To do this, the TK81854 contains a voltage amplifier, a precision analog multiplier/divider, a current amplifier, and a fixed-frequency PWM. In addition, the TK81854 contains a power MOSFET gate driver, 7.5 V reference, line anticipator, load-enable comparator, low supply detector, and over current comparator.

The TK81854 family uses average current mode control to accomplish fixed-frequency current control with stability and low distortion. Unlike peak current mode control, average current control accurately maintains sinusoidal line current without slope compensation.


The TK81854's high reference voltage and high oscillator amplitude minimize noise sensitivity while fast PWM elements permit chopping frequencies above 200 kHz. The TK81854 can be used in systems with line voltages that vary from 75 to 275 volts and with line frequencies across the 50 Hz to 400 Hz range. To reduce the burden on the circuitry that supplies power to this device, the TK81854 family features low start-up supply current.


These devices are available in 16-pin plastic and ceramic DIP packages as well as a 20-pin PLCC, LCC and MFP packages.



- Pin Compatible With UC1854
- Low Start-up Supply Current
- **■** Fixed-Frequency PWM Drive
- Low-offset Analog Multiplier/Divider
- 1 Amp Totem-Pole Gate Driver
 Precision Voltage Reference







TOKO, Inc.

3-153

ABSOLUTE MAXIMUM RATINGS

Supply Voltage V _{CC}	35 V
GTDRV Current, Continuous	0.5 A
GTDRV Current, 50% Duty Cycle	1.5 A
Input Voltage, VSENSE, V(rms)	11 V
Input Voltage, ENA, ISENSE, MULTOUT	11 V
Input Voltage, PKLMT	5 V
Input Current, RSET, IAC, PKLMT	
Power Dissipation (Plastic DIP) Note 1	1 W

Power Dissipation (Ceramic DIP) Note 2 . Power Dissipation (PLCC) Note 3 Power Dissipation (MFP) Note 4	1200 mW
Operating Temperature Range (Commercial)	20 to +70 °C
(Industrial)(Military)	
Storage Temperature Range Lead Soldering Temp. (10 sec.)	

ELECTRICAL CHARACTERISTICS

Test conditions: V_{CC} = 18 V, R_{SET} = 15 k to ground, C_T = 1.5 nF to ground, PKLMT = 1 V, ENA = 7.5 V, V(rms) = 1.5 V, IAC = 100 μ A, ISENSE = 0 V, CAOUT = 3.5 V, VAOUT = 5 V, VSENSE = 7.5 V, no load on any output. T_A = Operating Temperature Range

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
I _{CC(OFF)}	Supply Current, Off	ENA = 0 V		1.5	2.0	mA
I _{CC(ON)}	Supply Current, On			10	16	mA
ULVO _(ON)	V _{CC} Turn-On Threshold	* 80	14.5	16	17.5	٧
ULVO _(OFF)	V _{CC} Turn-Off Threshold		9	10	11	٧
V _{ENA}	Enable Threshold, Rising		2.4	2.55	2.7	V
V _{ENE(HYST)}	Enable Threshold Hysteresis		0.2	0.25	0.3	٧
I _{ENA}	Enable Input Current	ENA = 0 V	-5.0	-0.2	5.0	μA
I _{V(rms)}	V(rms) Input Current	V(rms) = 5 V	-1.0	-0.01	1.0	mA
Voltage Amp	olifier			'		
V _{OS(AMP)}	Voltage Amp Offset Voltage	VAOUT = 3.5 V	. –8		8	mV
I _{B(SENSE)}	VSENSE Bias Current	VSENSE = 0 V	-500	-25	500	nA
A _{OL}	Voltage Amp Gain		70	100		dB
V _{OUT}	Voltage Amp Output Swing	1,000		0.5 to 5.8		٧
I _{sc}	Voltage Amp Short Circuit Current	VAOUT = 0 V	-30	-12	-5	mA
I _{SS}	SS Off Start Current	SS = 2.5 V	-20	-14	-6	μA
Current Amp	olifier	1. 11. 22		<u>'</u>		4
V _{OS}	Current Amp Offset Voltage		-4		4	mV
I _{B(SENSE)}	ISENSE Bias Current		-500	-120	500	nΑ
A _I	Current Amp Gain		80	110		dB
V _{I(OUT)}	Current Amp Output Swing			0.5 to 16		V

Note 1: Power dissipation must be derated at the rate of 8 mW/°C for operation at T_A = 25 °C and above. Note 2: Power dissipation must be derated at the rate of 6.6 mW/°C for operation at T_A = 25 °C and above. Note 3: Power dissipation must be derated at the rate of 9.6 mW/°C for operation at T_A = 25 °C and above. Note 4: Power dissipation must be derated at the rate of 3.3 mW/°C for operation at T_A = 25 °C and above.

Note 5: All voltages with respect to GND (Pin 1).

Note 6: All currents are positive into the specified terminal.

ELECTRICAL CHARACTERISTICS (CONT.)

Test conditions: V_{CC} = 18 V, R_{SET} = 15 k to ground, C_T = 1.5 nF to ground, PKLMT = 1 V, ENA = 7.5 V, V(rms) = 1.5 V, IAC = 100 μ A, ISENSE = 0 V, CAOUT = 3.5 V, VAOUT = 5 V, VSENSE = 7.5 V, no load on any output. T_A = Operating Temperature Range


SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Current Am	plifier			·		I
I _{scc}	Current Amp Short Circuit Current	CAOUT = 0 V	-30	-12	-5	mA
V _(ISENSE)	Input Range, ISENSE, MULTOUT			3 to 2.5	-	٧
GBWP	Current Amp Gain-BW Product	T _A = 25 °C	400	800		kHz
Reference						L
N _{RO}	Reference Output Voltage	I _{REF} = 0 mA, T _A = 25 °C I _{REF} = 0 mA, Over Temp	7.4 7.35	7.5 7.5	7.6 7.65	V
V _{R(LOAD)}	V _{REF} Load Regulation	-10 mA <i<sub>REF<0 mA</i<sub>	-15	5	15	mV
V _{R(LINE)}	V _{REF} Line Regulation	15 V <v<sub>CC<35 V</v<sub>	-10	2	10	mV
I _{SVR}	V _{REF} Short Circuit Current	REF = 0 V	-50	-28	-12	mA
Current Lim	it					
V _{POS}	PKLMT Offset Voltage		-10		10	mV
l _P	PKLMT Input Current	PKLMT = -0.1 V	-200	-100		μA
[†] PKLMT	PKLMT to GTDRV Prop. Delay	PKLMT falling from 50 mV to -50 mV		175		ns
Gate Driver						
V_{GMAX}	Maximum GTDRV Output Voltage	0 mA load on GTDRV, 18 V <v<sub>CC<35 V</v<sub>	13	14.5	18	V
V _{GH}	GTDRV Output Voltage High	-200 mA load on GTDRV, V _{CC} = 15 V		12.8		V
V_{GL1}	GTDRV Output Voltage Low, OFF	V _{CC} = 0 V, 50 mA load on GTDRV		0.9	1.5	٧
V _{GL2}	GTDRV Output Voltage Low	200 mA load on GTDRV	_	1.0	2.2	٧
l _G	Peak GTDRV Current	10 nF from GTDRV to GND		1		Α
G _{TR} /G _{TF}	GTDRV Rise/Fall Time	1 nF from GTDRV to GND		35		пѕ
G _{DC}	GTDRV Maximum Duty Cycle			95		%

ELECTRICAL CHARACTERISTICS (CONT.)

Test conditions: $V_{CC} = 18 \text{ V}$, $R_{SET} = 15 \text{ k}$ to ground, $C_T = 1.5 \text{ nF}$ to ground, PKLMT = 1 V, ENA = 7.5 V, V(rms) = 1.5 V, IAC = 100 μ A, ISENSE = 0 V, CAOUT = 3.5 V, VAOUT = 5 V, VSENSE = 7.5 V, no load on any output. $T_A = 0$ Departing Temperature Range

SYMBOL	PARAMETER	TEST CONDITIONS M		TYP	MAX	UNITS
Multiplier						
I _{CMF}	Multiplier Output Current Full Scale	IAC = 100 μA, R _{SET} = 10 k	-220	-200	-180	μA
Гомо	Multiplier Output Current Zero	IAC = 0 μA, R _{SET} = 15 k	-2.0	-0.2	-2.0	μΑ
I _{OM(MAX)}	Multiplier Maximum Output Current	IAC = 450 μ A, R _{SET} = 15 k	-280	-255	-220	μА
l _{OM1}	Multiplier Output Current	IAC = 50 μA, V(rms) = 1.5 V,VA = 4 V	-100	-80	-60	μA
I _{OM2}	Multiplier Output Current	IAC = 100 μA, V(rms) = 1.5 V, VA = 2 V	-65	-4 7	30	μA
l _{ОМЗ}	Multiplier Output Current	IAC = 200 μA, V(rms) = 1.5 V, VA = 4 V	285	-255	-215	μA
I _{OM4}	Multiplier Output Current	IAC = 300 μA, V(rms) = 5 V, VA = 2 V	- 27	–21	-15	μА
I _{OM5}	Multiplier Output Current	IAC = 100 µA, V(rms) = 5 V, VA = 4 V	-110	-92	-74	μA
A _M	Multiplier Gain Constant	See Note 6		-1.0		V
Oscillator					*	
f_{OSC}	Oscillator Frequency		46	55	62	kHz
V _{RP}	C _T Ramp Peak-to-Peak Amplitude	_	4.8	5.2	5.6	٧
V _{RV}	C _T Ramp Valley Voltage		8.0	1.1	1.3	٧

Note 6: Multiplier Gain Constant (K) is defined by the following equation: I MULTOUT = $\frac{K*IAC*(VAOUT-1)}{V(rms)^2}$



PIN DESCRIPTIONS

GND (Pin 1) (Ground): All voltages are measured with respect to GND. VCC and REF should be bypassed directly to GND with a 0.1 μ F or larger ceramic capacitor. The timing capacitor discharge current also returns to this pin, so the lead from the oscillator timing capacitor to GND should also be as short and as direct as possible.

PKLMT (Pin 2) (Peak Limit): The threshold for PKLMT in GND. Connect this input to the negative voltage on the current sense resistor as shown in Figure 1. Use a resistor to REF to offset the negative current sense signal up to GND.

CAOUT (Pin 3) (Current Amplifier Output): This is the output of a wide-bandwidth opamp that senses line current and commands the pulse width modulator (PWM) to force the correct current. This output can swing close to GND, allowing the PWM to force zero duty cycle when necessary. The current amplifier will remain active even if the IC is disabled.

ISENSE (Pin 4) (Current Sense Minus): This is the inverting input to the current amplifier. This input and the non-inverting input MULTOUT remain functional down to and below GND. Care should be taken to avoid taking these inputs below –0.5 V, because they are protected with diodes to GND.

PIN DESCRIPTIONS (CONT.)

MULTOUT (Pin 5) (Multiplier Output and Current Sense Plus): The output of the analog multiplier and the non-inverting input of the current amplifier are connected together at MULTOUT. The cautions about taking ISENSE below -0.5 V also apply to MULTOUT. As the multiplier output is a current, this is a high impedance input similar to ISENSE, so the current amplifier can be configured as a differential amplifier to reject GND noise. The test circuit shows an example of using the current amplifier differentially.

IAC (Pin 6) (Input AC Current): This input to the analog multiplier is a current. The multiplier is tailored for very low distortion from this current input (IAC) to MULTOUT), so this is the only multiplier input that should be used for sensing instantaneous line voltage. The nominal voltage on IAC is 6 V, so in addition to a resistor from IAC to rectified 60 Hz, connect a resistor from IAC to REF. If the resistor to REF is one fourth of the value of the resistor to the rectifier, then the 6 V offset will be cancelled, and the line current will have minimal cross-over distortion.

VAOUT (Pin 7) (Voltage Amplifier Output): This is the output of the opamp that regulates output voltage. Like the current amplifier, the voltage amplifier will also stay active even if the IC is disabled with either ENA or V_{CC} . This means that large feedback capacitors across the amplifier will stay charged through momentary disable cycles. Voltage amplifier output levels below 1 V will inhibit multiplier output.

V(rms) (Pin 8) (RMS Line Voltage): The output of a boost PWM is proportional to the input voltage, so when the line voltage into a low-bandwidth boost PWM voltage regulator changes, the output will change immediately and slowly recover to the regulated level. For these devices, the V(rms) input compensates for line voltage changes if it is connected to a voltage proportional to the RMS input line voltage. For best control, the V(rms) voltage should stay between 1 V and 5 V.

REF (Pin 9) (Voltage Reference Output): REF is the output of an accurate 7.5 V voltage reference. This output is capable of delivering 10 mA to peripheral circuitry and is internally short circuit current limited. REF is disabled and will remain at 0 V when V_{CC} is low or when ENA is low. Bypass REF to GND with an 0.1 mF or larger ceramic capacitor for best stability.

ENA (Pin 10) (Enable): ENA is a logic input that will enable the PWM output, voltage reference, and oscillator. ENA

also will release the soft start clamp, allowing SS to rise. When unused, connect ENA to a +5 V supply or pull ENA high with a 22 k resistor.

VSENSE (Pin 11) (Voltage Amplifier Inverting Input): This is normally connected to a feedback network and to the boost converter output through a divider network.

RSET (Pin 12) (Oscillator Charging Current and Multiplier Limit Set): A resistor from RSET to ground will program oscillator charging current and maximum multiplier output. Multiplier output current will not exceed 3.75 V divided by the resistor from RSET to ground.

SS (Pin 13) (Soft Start): SS will remain at GND as long as the IC is disabled or V_{CC} is too low. SS will pull up to over 8 V by an internal 14 μA current source when both V_{CC} becomes valid and the IC is enabled. SS will act as the reference input to the voltage amplifier if SS is below REF. With a large capacitor from SS to GND, the reference to the voltage regulating amplifier will rise slowly, and increase the PWM duty cycle slowly. In the event of a disable command or a supply dropout, SS will quickly discharge to ground and disable the PWM.

 $\mathbf{C_T}$ (Pin 14) (Oscillator Timing Capacitor): A capacitor from $\mathbf{C_T}$ to GND will set the PWM oscillator frequency according to this relationship:

$$F = \frac{1.25}{RSET C_T}$$

 V_{CC} (Pin 15) (Positive Supply Voltage): Connect V_{CC} to a stable source of at least 20 mA above 17 V for normal operation. Also bypass V_{CC} directly to GND to absorb supply current spikes required to charge external MOSFET gate capacitances. To prevent inadequate GTDRV signals, these devices will be inhibited unless V_{CC} exceeds the upper under-voltage lockout threshold and remains above the lower threshold.

GTDRV (Pin 16) (Gate Driver): The output of the PWM is a totem pole MOSFET gate driver on GTDRV. This output is internally clamped to 15 V so that the IC can be operated with V_{CC} as high as 35 V. Use a series gate resistor of at least 5 Ω s to prevent interaction between the gate impedance and the GTDRV output driver that might cause the GTDRV output to overshoot excessively. Some overshoot of the GTDRV output is always expected when driving a capacitive load.

TYPICAL APPLICATIONS

A 250 W PREREGULATOR

The test circuit shows a typical application of the TK83854 as a preregulator with high power factor and efficiency. The assembly consists of two distinct parts, the control circuit centering on the TK83854 and the power section.

The power section is a "boost" converter, with the inductor operating in the continuous mode. In this mode, the duty cycle is dependent on the ratio between input and output voltages, also, the input current has low switching frequency ripple, which means that the line noise is low. Furthermore, the output voltage must be higher than the peak value of the highest expected AC line voltage, and all components must be rated accordingly.

In the control section, the TK83854 provides PWM pulses (GTDRV, Pin 16) to the power MOSFET gate. The duty cycle of this output is simultaneously controlled by four separate inputs to the chip:

INPUT	PIN#	FUNCTION
VSENSE	11	Output DC Voltage
IAC	6	Line Voltage Waveform
ISENSE/MULTOUT	4/5	Line Current
V(rms)	8	RMS Line Voltage

Additional controls of an auxiliary nature are provided. They are intended to protect the switching power MOSFETS from certain transient conditions, as follows:

INPUT	PIN#	FUNCTION
ENA	10	Start-Up Delay
SS	13	Soft Start
PKLMT	2	Maximum Current Limi

PROTECTION INPUTS

ENA (Enable)

The ENA input must reach 2.5 volts before the REF and GTDRV outputs are enabled. This provides a means to shut down the gate in case of trouble, or to add a time delay at power up. A hysteresis gap of 200 mV is provided at this terminal to prevent erratic operation. Undervoltage protection is provided directly at pin 15, where the on/off thresholds are 16 V and 10 V.

SS (Soft Start)

The voltage at pin 13 (SS) can reduce the reference voltage used by the error amplifier to regulate the output DC voltage. With pin 13 open, the reference voltage is typically 7.5 V. An internal current source delivers approximately $-14~\mu A$ from pin 13. Thus a capacitor connected between that pin and ground will charge linearly from zero to 7.5 V in 0.54C seconds, with C expressed in microfarads.

PKLMT (Peak Current Limit)

Use pin 2 to establish the highest value of current to be controlled by the power MOSFET. With the resistor divider values shown in the test circuit, the 0.0 V threshold at pin 2 is reached when the voltage drop across the 0.25 Ω current sense resistor is 7.5 V \ast 2 k/10 k = 1.5 V, corresponding to 6A. A bypass capacitor from pin 2 to ground is recommended to filter out very high frequency noise.

CONTROL INPUTS

VSENSE (Output DC Voltage Sense)

The threshold voltage for the VSENSE input is 7.5 V and the input bias current is typically 50 nA. The values shown in the test circuit are for an output voltage of 400 VDC. In this circuit, the voltage amplifier operates with a constant low frequency gain for minimum output excursions. The 47 nF feedback capacitor places a 15 Hz pole in the voltage loop that prevents 120 Hz ripple from propagating to the output current.

IAC (Line Waveform)

In order to force the line current waveshape to follow the line voltage, a sample of the power line voltage is introduced at pin 6. This signal is multiplied by the output of the voltage amplifier in the internal multiplier by the output of the voltage amplifier in the internal multiplier to generate a reference signal for the current control loop.

This input is not a voltage, but a current (hence IAC). It is set up by the 150 k and 620 k resistive divider (see test circuit). The voltage at pin 6 is internally held at 6 V, and the two resistors are chosen so that the current flowing into pin 6 varies from zero (at each zero crossing) to about 400 μA at

TYPICAL APPLICATIONS (CONT.)

the peak of the waveshape. The following formulas were used to calculate these resistors:

$$\begin{split} R_{AC} = & \text{ (Vpk + 6) / 400 } \, \mu\text{A} = 620 \text{ k} \\ R_{REF} = & R_{IAC} \, / \, 4 = 150 \text{ k} \\ \text{(where Vpk is the peak line voltage)} \end{split}$$

ISENSE/MULTOUT (Line Current)

The voltage drop across the 0.25 Ω current-sense resistor is applied to pins 4 and 5 as shown. The current-sense amplifier also operates with high low-frequency gain, but unlike the voltage amplifier, it is set up to give the current-control loop a very wide bandwidth. This enables the line current to follow the line voltage as closely as possible. In the present example, this amplifier has a zero at about 500 Hz, and a gain of about 18 dB thereafter.

V(rms) (RMS Line Voltage)

An important feature of the TK83854 preregulator is that it can operate with a three-to-one range of input line voltages, covering everything from low line in the U.S. (85 VAC) to high line in Europe (255 VAC). This is done using line feedforward, which keeps the input power constant with varying input voltage (assuming constant load power). To do this, the multiplier divides the line current by the square of the rms value of the line voltage. The voltage applied to pin 8, proportional to the average of the rectified line voltage (and proportional to the rms value), is squared in the TK83854, and then used as a divisor by the multiplier block. The multiplier output, at pin 5, is a current that increases with the current at pin 6 and the voltage at pin 7, and decreases with the square of the voltage at pin 8.

PWM FREQUENCY

The PWM oscillator frequency in the test circuit is 100 kHz. This value is determined by $C_{\rm T}$ at pin 14 and RSET at pin 12. RSET should be chosen first because it affects the maximum value of IMULT according to the equation:

This effectively sets a maximum PWM-controlled current. With RSET = 15 k.

$$IMULT_{MAX} = \frac{-3.75 \text{ V}}{15 \text{ k}} = -250 \text{ } \mu\text{A}$$

It is also important to note that the multiplier output current will never exceed twice IAC.


With the 4 k resistor from MULTOUT to the 0.25 Ω current sense resistor, the maximum current in the current sense resistor will be


$$I_{MAX} = \frac{-IMULT_{MAX} * 4 k}{0.25 \Omega} = 4 Amp$$


Having thus selected RSET, the current sense resistor, and the resistor from MULTOUT to the current sense resistor, calculate C_T for the desired PWM oscillator frequency from the equation


$$C_T = \frac{1.25}{F * RSET}$$


TYPICAL PERFORMANCE CHARACTERISTICS


















TYPICAL PERFORMANCE CHARACTERISTICS (CONT.)

Multiplier Output vs Multiplier Inputs with Mult Out = 0 V









3-162 TOKO, Inc.