

# 1GB – 128Mx64 DDR2 SDRAM UNBUFFERED, SO-DIMM

## FEATURES

- 200-pin, Small-Outline DIMM (SO-DIMM), Raw Card "B"
- Fast data transfer rates: PC2-6400\*, PC2-5300\*, PC2-4200 and PC2-3200
- Utilizes 800\*, 667\*, 533 and 400 Mb/s DDR2 SDRAM components
- $V_{CC} = V_{CCQ} = 1.8V \pm 0.1V$
- $V_{CCSPD} = 1.7V$  to 3.6V
- JEDEC standard 1.8V I/O (SSTL\_18-compatible)
- Differential data strobe (DQS, DQS#) option
- Four-bit prefetch architecture
- DLL to align DQ and DQS transitions with CK
- Multiple internal device banks for concurrent operation
- Supports duplicate output strobe (RDQS/RDQS#)
- Programmable CAS# latency (CL): 3, 4, 5\* and 6\*
- Adjustable data-output drive strength
- On-Die Termination (ODT)
- Posted CAS# latency: 0, 1, 2, 3 and 4
- Serial Presence Detect (SPD) with EEPROM
- 64ms: 8,192 cycle refresh
- Gold edge contacts
- Single Rank
- RoHS Compliant
- JEDEC Package option
  - 200 Pin (SO-DIMM)
  - PCB – 29.20mm (1.150") TYP

## DESCRIPTION

The W3HG128M64EEU is a 128Mx64 Double Data Rate 2 SDRAM memory module based on 1Gb DDR2 SDRAM components. The module consists of eight 128Mx8, in FBGA package mounted on a 200 pin SO-DIMM FR4 substrate.

\* This product is under development, is not qualified or characterized and is subject to change or cancellation without notice.


NOTE: Consult factory for availability of:

- Vendor source control options
- Industrial temperature option

## OPERATING FREQUENCIES

|             | PC2-6400* | PC2-5300* | PC2-4200 | PC2-3200 |
|-------------|-----------|-----------|----------|----------|
| Clock Speed | 400MHz    | 333MHz    | 266MHz   | 200MHz   |
| CL-trcd-trp | 6-6-6     | 5-5-5     | 4-4-4    | 3-3-3    |

\* Consult factory for availability



### PIN CONFIGURATION


| PIN# | SYMBOL | PIN# | SYMBOL | PIN# | SYMBOL | PIN# | SYMBOL |
|------|--------|------|--------|------|--------|------|--------|
| 1    | VREF   | 51   | DQS2   | 101  | A1     | 151  | DQ42   |
| 2    | VSS    | 52   | DM2    | 102  | A0     | 152  | DQ46   |
| 3    | VSS    | 53   | VSS    | 103  | VCC    | 153  | DQ43   |
| 4    | DQ4    | 54   | VSS    | 104  | VCC    | 154  | DQ47   |
| 5    | DQ0    | 55   | DQ18   | 105  | A10/AP | 155  | VSS    |
| 6    | DQ5    | 56   | DQ22   | 106  | BA1    | 156  | VSS    |
| 7    | DQ1    | 57   | DQ19   | 107  | BA0    | 157  | DQ48   |
| 8    | VSS    | 58   | DQ23   | 108  | RAS#   | 158  | DQ52   |
| 9    | VSS    | 59   | VSS    | 109  | WE#    | 159  | DQ49   |
| 10   | DM0    | 60   | VSS    | 110  | CS0#   | 160  | DQ53   |
| 11   | DQS0#  | 61   | DQ24   | 111  | VCC    | 161  | VSS    |
| 12   | VSS    | 62   | DQ28   | 112  | VCC    | 162  | VSS    |
| 13   | DQS0   | 63   | DQ25   | 113  | CAS#   | 163  | NC     |
| 14   | DQ6    | 64   | DQ29   | 114  | ODT0   | 164  | CK1    |
| 15   | VSS    | 65   | VSS    | 115  | NC     | 165  | VSS    |
| 16   | DQ7    | 66   | VSS    | 116  | A13    | 166  | CK1#   |
| 17   | DQ2    | 67   | DM3    | 117  | VCC    | 167  | DQS6#  |
| 18   | VSS    | 68   | DQS3#  | 118  | VCC    | 168  | VSS    |
| 19   | DQ3    | 69   | NC     | 119  | NC     | 169  | DQS6   |
| 20   | DQ12   | 70   | DQS3   | 120  | NC     | 170  | DM6    |
| 21   | VSS    | 71   | VSS    | 121  | VSS    | 171  | VSS    |
| 22   | DQ13   | 72   | VSS    | 122  | VSS    | 172  | VSS    |
| 23   | DQ8    | 73   | DQ26   | 123  | DQ32   | 173  | DQ50   |
| 24   | VSS    | 74   | DQ30   | 124  | DQ36   | 174  | DQ54   |
| 25   | DQ9    | 75   | DQ27   | 125  | DQ33   | 175  | DQ51   |
| 26   | DM1    | 76   | DQ31   | 126  | DQ37   | 176  | DQ55   |
| 27   | VSS    | 77   | VSS    | 127  | VSS    | 177  | VSS    |
| 28   | VSS    | 78   | VSS    | 128  | VSS    | 178  | VSS    |
| 29   | DQS1#  | 79   | CKE0   | 129  | DQS4#  | 179  | DQ56   |
| 30   | CK0    | 80   | NC     | 130  | DM4    | 180  | DQ60   |
| 31   | DQS1   | 81   | VCC    | 131  | DQS4   | 181  | DQ57   |
| 32   | CK0#   | 82   | VCC    | 132  | VSS    | 182  | DQ61   |
| 33   | VSS    | 83   | NC     | 133  | VSS    | 183  | VSS    |
| 34   | VSS    | 84   | NC     | 134  | DQ38   | 184  | VSS    |
| 35   | DQ10   | 85   | BA2    | 135  | DQ34   | 185  | DM7    |
| 36   | DQ14   | 86   | NC     | 136  | DQ39   | 186  | DQS7#  |
| 37   | DQ11   | 87   | VCC    | 137  | DQ35   | 187  | VSS    |
| 38   | DQ15   | 88   | VCC    | 138  | VSS    | 188  | DQS7   |
| 39   | VSS    | 89   | A12    | 139  | VSS    | 189  | DQ58   |
| 40   | VSS    | 90   | A11    | 140  | DQ44   | 190  | VSS    |
| 41   | VSS    | 91   | A9     | 141  | DQ40   | 191  | DQ59   |
| 42   | VSS    | 92   | A7     | 142  | DQ45   | 192  | DQ62   |
| 43   | DQ16   | 93   | A8     | 143  | DQ41   | 193  | VSS    |
| 44   | DQ20   | 94   | A6     | 144  | VSS    | 194  | DQ63   |
| 45   | DQ17   | 95   | VCC    | 145  | VSS    | 195  | SDA    |
| 46   | DQ21   | 96   | VCC    | 146  | DQS5#  | 196  | VSS    |
| 47   | VSS    | 97   | A5     | 147  | DM5    | 197  | SCL    |
| 48   | VSS    | 98   | A4     | 148  | DQS5   | 198  | SA0    |
| 49   | DQS2#  | 99   | A3     | 149  | VSS    | 199  | VCCSPD |
| 50   | NC     | 100  | A2     | 150  | VSS    | 200  | SA1    |

### PIN NAMES

| SYMBOL                     | DESCRIPTION                      |
|----------------------------|----------------------------------|
| A0 - A13                   | Address input                    |
| ODT0                       | On-Die Termination               |
| CK0, CK0#                  | Differential Clock Inputs        |
| CK1, CK1#                  | Differential Clock inputs        |
| CKE0                       | Clock Enable input               |
| CS0#                       | Chip select                      |
| RAS#, CAS#, WE#            | Command Inputs                   |
| BA0 - BA2                  | Bank Address Inputs              |
| DM0 - DM7                  | Input Data Mask                  |
| DQ0 - DQ63                 | Data Input/Output                |
| DQS0 - DQS7<br>DQS0#-DQS7# | Data Strobe                      |
| SCL                        | Serial Clock for Presence Detect |
| SA0-SA1                    | Presence Detect Address Inputs   |
| SDA                        | Serial Presence Detect Data      |
| VCC                        | Power Supply                     |
| VREF                       | SSTL_18 reference voltage        |
| VSS                        | Ground                           |
| VCCSPD                     | Serial EEPROM Power Supply       |
| NC                         | No Connect                       |



FUNCTIONAL BLOCK DIAGRAM



NOTE: 1. All resistor values are 22 ohm unless otherwise specified.



### ABSOLUTE MAXIMUM DC CHARACTERISTICS

| Symbol                             | Parameter   | Min                                      | Max | Units |    |
|------------------------------------|---|--|-----|-------|----|
| V <sub>CC</sub>                    | V <sub>CC</sub> Supply Voltage Relative to V <sub>SS</sub>  | -0.5                                     | 2.3 | V     |    |
| V <sub>IN</sub> , V <sub>OUT</sub> | Voltage on any Pin Relative to V <sub>SS</sub>  | -0.5                                     | 2.3 | V     |    |
| T <sub>STG</sub>                   | Storage Temperature   | -55                                      | 100 | °C    |    |
| T <sub>CASE</sub>                  | DDR2 SDRAM Device Operating Temperature*  | 0  | 85  | °C    |    |
| T <sub>OPR</sub>                   | Operating Temperature (Ambient)   | 0  | 65  | °C    |    |
| I <sub>I</sub>                     | Input Leakage Current; Any input 0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub> ; V <sub>REF</sub> input 0V ≤ V <sub>IN</sub> ≤ 0.95V; (All other pins not under test = 0V) | Command/Address, RAS#, CAS#, WE# S#, CKE | -40 | 40    | μA |
|                                    |   | CK, CK#                                  | -20 | 20    |    |
|                                    |   | DM                                       | -5  | 5     |    |
| I <sub>OZ</sub>                    | Output Leakage Current; 0V ≤ V <sub>OUT</sub> ≤ V <sub>CCQ</sub> ; DQs and ODT are disabled   | -5                                       | 5   | μA    |    |
| I <sub>VREF</sub>                  | V <sub>REF</sub> Leakage Current; V <sub>REF</sub> = Valid V <sub>REF</sub> level   | -16                                      | 16  | μA    |    |

\* T<sub>CASE</sub> specifies as the temperature at the top center of the memory devices.

### RECOMMENDED DC OPERATING CONDITIONS

All voltages referenced to V<sub>SS</sub>

| Parameter                        | Symbol           | Min                    | Max                    | Units | Notes |
|----------------------------------|------------------|------------------------|------------------------|-------|-------|
| Supply Voltage                   | V <sub>CC</sub>  | 1.7                    | 1.9                    | V     | -     |
| I/O Reference Voltage            | V <sub>REF</sub> | 0.49 x V <sub>CC</sub> | 0.51 x V <sub>CC</sub> | V     | 1     |
| I/O Termination Voltage (system) | V <sub>TT</sub>  | V <sub>REF</sub> - 40  | V <sub>REF</sub> + 40  | mV    | 2     |

NOTE:

- V<sub>REF</sub> is expected to equal V<sub>CCQ</sub>/2 of the transmitting device and to track variations in the DC level of the same. Peak-to-peak noise (non-common mode) on V<sub>REF</sub> may not exceed ±1 percent of the DC value. Peak-to-peak AC noise on V<sub>REF</sub> may not exceed ±2 percent of V<sub>REF</sub> (DC). This measurement is to be taken at the nearest V<sub>REF</sub> bypass capacitor.
- V<sub>TT</sub> is not applied directly to the device. V<sub>TT</sub> is a system supply for signal termination resistors, is expected to be set equal to V<sub>REF</sub> and must track variations in the DC level of V<sub>REF</sub>.

### CAPACITANCE

T<sub>A</sub> = 25°C, f = 100MHz, V<sub>CC</sub> = 1.8V, V<sub>REF</sub> = V<sub>SS</sub>

| Parameter                                | Symbol           | Max | Unit |
|--|------------------|-----|------|
| Input Capacitance (A0-A12)               | C <sub>IN1</sub> | 35  | pF   |
| Input Capacitance (RAS#, CAS#, WE#)      | C <sub>IN2</sub> | 35  | pF   |
| Input Capacitance (CKE0)                 | C <sub>IN3</sub> | 31  | pF   |
| Input Capacitance (CK0, CK0#)            | C <sub>IN4</sub> | 15  | pF   |
| Input Capacitance (CS0#)                 | C <sub>IN5</sub> | 31  | pF   |
| Input Capacitance (DQS0#-DQS17#)         | C <sub>IN6</sub> | 6   | pF   |
| Input Capacitance (BA0-BA1)              | C <sub>IN7</sub> | 35  | pF   |
| Data input/output Capacitance (DQ0-DQ63) | C <sub>OUT</sub> | 6   | pF   |

NOTE:

\* These capacitance values are based on worst case component values in conjunction with the circuit boards associated parasitic net capacitance.



**DDR2 Icc SPECIFICATIONS AND CONDITIONS**

DDR2 SDRAM components only

V<sub>CC</sub> = +1.8V ± 0.1V

| Parameter  | Symbol            | Condition   | 806                         | 665   | 534   | 403   | Units |    |
|--|-------------------|---|-----------------------------|-------|-------|-------|-------|----|
| Operating one device bank active-precharge current;      | I <sub>CC0</sub>  | t <sub>CK</sub> = t <sub>CK</sub> (I <sub>CC</sub> ), t <sub>RC</sub> = t <sub>RC</sub> (I <sub>CC</sub> ), t <sub>RAS</sub> = t <sub>RAS</sub> MIN (I <sub>CC</sub> ); CE is HIGH, CS# is HIGH between valid commands; Address bus inputs are SWITCHING; Data bus inputs are SWITCHING.  | TBD                         | 800   | 640   | 640   | mA    |    |
| Operating one device bank active-read-precharge current; | I <sub>CC1</sub>  | I <sub>OUT</sub> = 0mA; BL = 4, CL = CL(I <sub>CC</sub> ), AL = 0; t <sub>CK</sub> = t <sub>CK</sub> (I <sub>CC</sub> ), t <sub>RC</sub> = t <sub>RC</sub> (I <sub>CC</sub> ), t <sub>RAS</sub> = t <sub>RAS</sub> MIN (I <sub>CC</sub> ), t <sub>RCD</sub> = t <sub>RCD</sub> (I <sub>CC</sub> ); CE is HIGH, CS# is HIGH between valid commands; Address bus inputs are SWITCHING; Data pattern is same as I <sub>CC4W</sub> .  | TBD                         | 1,160 | 760   | 760   | mA    |    |
| Precharge power-down current;                            | I <sub>CC2P</sub> | All device banks idle; t <sub>CK</sub> = t <sub>CK</sub> (I <sub>CC</sub> ); CE is LOW; Other control and address bus inputs are STABLE; Data bus inputs are FLOATING.  | TBD                         | 56    | 40    | 40    | mA    |    |
| Precharge quiet standby current;                         | I <sub>CC2Q</sub> | All device banks idle; t <sub>CK</sub> = t <sub>CK</sub> (I <sub>CC</sub> ); CE is HIGH, CS# is HIGH; Other control and address bus inputs are STABLE; Data bus inputs are FLOATING.  | TBD                         | 480   | 328   | 280   | mA    |    |
| Precharge standby current;                               | I <sub>CC2N</sub> | All device banks idle; t <sub>CK</sub> = t <sub>CK</sub> (I <sub>CC</sub> ); CE is HIGH, CS# is HIGH; Other control and address bus inputs are SWITCHING; Data bus inputs are SWITCHING.  | TBD                         | 520   | 360   | 280   | mA    |    |
| Active power-down current;                               | I <sub>CC3P</sub> | All device banks open; t <sub>CK</sub> = t <sub>CK</sub> (I <sub>CC</sub> ); CE is LOW; Other control and address bus inputs are STABLE; Data bus inputs are FLOATING.  | Fast PDN Exit<br>MR[12] = 0 | TBD   | 320   | 240   | 200   | mA |
|  |                   |   | Slow PDN Exit<br>MR[12] = 1 | TBD   | 80    | 80    | 80    | mA |
| Active standby current;                                  | I <sub>CC3N</sub> | All device banks open; t <sub>CK</sub> = t <sub>CK</sub> (I <sub>CC</sub> ), t <sub>RAS</sub> = t <sub>RAS</sub> MAX (I <sub>CC</sub> ), t <sub>RP</sub> = t <sub>RP</sub> (I <sub>CC</sub> ); CE is HIGH, CS# is HIGH between valid commands; Other control and address bus inputs are SWITCHING; Data bus inputs are SWITCHING.   | TBD                         | 560   | 400   | 320   | mA    |    |
| Operating burst write current;                           | I <sub>CC4W</sub> | All device banks open, Continuous burst writes; BL = 4, CL = CL (I <sub>CC</sub> ), AL = 0; t <sub>CK</sub> = t <sub>CK</sub> (I <sub>CC</sub> ), t <sub>RAS</sub> = t <sub>RAS</sub> MAX (I <sub>CC</sub> ), t <sub>RP</sub> = t <sub>RP</sub> (I <sub>CC</sub> ); CE is HIGH, CS# is HIGH between valid commands; Address bus inputs are SWITCHING; Data bus inputs are SWITCHING.  | TBD                         | 1,440 | 1,040 | 960   | mA    |    |
| Operating burst read current;                            | I <sub>CC4R</sub> | All device banks open, Continuous burst reads, I <sub>OUT</sub> = 0mA; BL = 4, CL = CL (I <sub>CC</sub> ), AL = 0; t <sub>CK</sub> = t <sub>CK</sub> (I <sub>CC</sub> ), t <sub>RAS</sub> = t <sub>RAS</sub> MAX (I <sub>CC</sub> ), t <sub>RP</sub> = t <sub>RP</sub> (I <sub>CC</sub> ); CE is HIGH, CS# is HIGH between valid commands; Address bus inputs are SWITCHING; Data bus inputs are SWITCHING.   | TBD                         | 1,640 | 1,160 | 1,080 | mA    |    |
| Burst refresh current;                                   | I <sub>CC5</sub>  | t <sub>CK</sub> = t <sub>CK</sub> (I <sub>CC</sub> ); Refresh command at every t <sub>RFC</sub> (I <sub>CC</sub> ) interval; CE is HIGH, CS# is HIGH between valid commands; Other control and address bus inputs are SWITCHING; Data bus inputs are SWITCHING.   | TBD                         | 2,160 | 2,000 | 1,920 | mA    |    |
| Self refresh current;                                    | I <sub>CC6</sub>  | CK and CK# at 0V; CE ≤ 0.2V; Other control and address bus inputs are FLOATING; Data bus inputs are FLOATING.   | TBD                         | 56    | 40    | 40    | mA    |    |
| Operating device bank interleave read current;           | I <sub>CC7</sub>  | All device banks interleaving reads, I <sub>OUT</sub> = 0mA; BL = 4, CL = CL (I <sub>CC</sub> ), AL = t <sub>RCD</sub> (I <sub>CC</sub> ) - 1 x t <sub>CK</sub> (I <sub>CC</sub> ); t <sub>CK</sub> = t <sub>CK</sub> (I <sub>CC</sub> ), t <sub>RC</sub> = t <sub>RC</sub> (I <sub>CC</sub> ), t <sub>RRD</sub> = t <sub>RRD</sub> (I <sub>CC</sub> ), t <sub>RCD</sub> = t <sub>RCD</sub> (I <sub>CC</sub> ); CE is HIGH, CS# is HIGH between valid commands; Address bus inputs are STABLE during DESELECTs; Data bus inputs are SWITCHING | TBD                         | 2,720 | 2,360 | 2,360 | mA    |    |

Note:

- I<sub>CC</sub> specification is based on MICRON components. Other DRAM manufacturers specification may be different.



**DDR2 SDRAM COMPONENT AC TIMING PARAMETERS & SPECIFICATION**

V<sub>CC</sub> = +1.8V ±0.1V

| AC Characteristics                    | Symbol                               | 806                                 |   | 665   |   | 534   |   | 403   |   | Units   | Notes |        |
|---------------------------------------|--------------------------------------|-------------------------------------|---|---|---|---|---|---|---|---|-------|--------|
|                                       |                                      | Min                                 | Max   | Min   | Max   | Min   | Max   | Min   | Max   |   |       |        |
| Clock                                 | Parameter                            |                                     |   |   |   |   |   |   |   |   |       |        |
|                                       | Clock cycle time                     | CL = 6                              | <sup>t</sup> CK (6)   | 3,000   | 8,000   | -   | -   | -   | -   | -   | -     | ps     |
|                                       |                                      | CL = 5                              | <sup>t</sup> CK (5)   | 3,000   | 8,000   | 3,000   | 8,000   | -   | -   | -   | -     | ps     |
|                                       |                                      | CL = 4                              | <sup>t</sup> CK (4)   | 3,000   | 8,000   | 3,750   | 8,000   | 3,750   | 8,000   | 5,000   | 8,000 | ps     |
|                                       |                                      | CL = 3                              | <sup>t</sup> CK (3)   | -   | -   | 5,000   | 8,000   | 5,000   | 8,000   | 5,000   | 8,000 | ps     |
| CK high-level width                   | <sup>t</sup> CH <sub>AVG</sub>       | 0.48                                | 0.52  | 0.48  | 0.52  | 0.48  | 0.52  | 0.48  | 0.52  | <sup>t</sup> CK   | 45    |        |
| CK low-level width                    | <sup>t</sup> CL <sub>AVG</sub>       | 0.48                                | 0.52  | 0.48  | 0.52  | 0.48  | 0.52  | 0.48  | 0.52  | <sup>t</sup> CK   | 45    |        |
| Half clock period                     | <sup>t</sup> HP                      | MIN                                 |   | MIN   |   | MIN   |   | MIN   |   | ps  | 46    |        |
|                                       |                                      | ( <sup>t</sup> CH, <sup>t</sup> CL) |   | ( <sup>t</sup> CH, <sup>t</sup> CL)   |   | ( <sup>t</sup> CH, <sup>t</sup> CL)   |   | ( <sup>t</sup> CH, <sup>t</sup> CL)   |   |   |       |        |
| Clock (Absolute)                      | Absolute t <sub>Ck</sub>             | <sup>t</sup> CK <sub>abs</sub>      | <sup>t</sup> CKAVG+<br>(MIN)+<br><sup>t</sup> JITPER<br>(MIN)                     | <sup>t</sup> CKAVG+<br>(MAX)+<br><sup>t</sup> JITPER<br>(MAX)                     | <sup>t</sup> CKAVG+<br>(MIN)+<br><sup>t</sup> JITPER<br>(MIN)                     | <sup>t</sup> CKAVG+<br>(MAX)+<br><sup>t</sup> JITPER<br>(MAX)                     | <sup>t</sup> CKAVG+<br>(MIN)+<br><sup>t</sup> JITPER<br>(MIN)                     | <sup>t</sup> CKAVG+<br>(MAX)+<br><sup>t</sup> JITPER<br>(MAX)                     | <sup>t</sup> CKAVG+<br>(MIN)+<br><sup>t</sup> JITPER<br>(MIN)                     | <sup>t</sup> CKAVG+<br>(MAX)+<br><sup>t</sup> JITPER<br>(MAX)                     | ps    |        |
|                                       | Absolute CK high-level width         | <sup>t</sup> CH <sub>abs</sub>      | <sup>t</sup> CKAVG<br>(MIN)+ <sup>t</sup> CH<br>AVG+ <sup>t</sup> JIT<br>DTY(MIN) | <sup>t</sup> CKAVG<br>(MAX)+ <sup>t</sup> CH<br>AVG+ <sup>t</sup> JIT<br>DTY(MAX) | <sup>t</sup> CKAVG<br>(MIN)+ <sup>t</sup> CH<br>AVG+ <sup>t</sup> JIT<br>DTY(MIN) | <sup>t</sup> CKAVG<br>(MAX)+ <sup>t</sup> CH<br>AVG+ <sup>t</sup> JIT<br>DTY(MAX) | <sup>t</sup> CKAVG<br>(MIN)+ <sup>t</sup> CH<br>AVG+ <sup>t</sup> JIT<br>DTY(MIN) | <sup>t</sup> CKAVG<br>(MAX)+ <sup>t</sup> CH<br>AVG+ <sup>t</sup> JIT<br>DTY(MAX) | <sup>t</sup> CKAVG<br>(MIN)+ <sup>t</sup> CH<br>AVG+ <sup>t</sup> JIT<br>DTY(MIN) | <sup>t</sup> CKAVG<br>(MAX)+ <sup>t</sup> CH<br>AVG+ <sup>t</sup> JIT<br>DTY(MAX) | ps    |        |
|                                       | Absolute CK low-level width          | <sup>t</sup> CL <sub>abs</sub>      | <sup>t</sup> CKAVG<br>(MIN)+ <sup>t</sup> CL<br>AVG+ <sup>t</sup> JIT<br>DTY(MIN) | <sup>t</sup> CKAVG<br>(MAX)+ <sup>t</sup> CL<br>AVG+ <sup>t</sup> JIT<br>DTY(MIN) | <sup>t</sup> CKAVG<br>(MIN)+ <sup>t</sup> CL<br>AVG+ <sup>t</sup> JIT<br>DTY(MIN) | <sup>t</sup> CKAVG<br>(MAX)+ <sup>t</sup> CL<br>AVG+ <sup>t</sup> JIT<br>DTY(MIN) | <sup>t</sup> CKAVG<br>(MIN)+ <sup>t</sup> CL<br>AVG+ <sup>t</sup> JIT<br>DTY(MIN) | <sup>t</sup> CKAVG<br>(MAX)+ <sup>t</sup> CL<br>AVG+ <sup>t</sup> JIT<br>DTY(MIN) | <sup>t</sup> CKAVG<br>(MIN)+ <sup>t</sup> CL<br>AVG+ <sup>t</sup> JIT<br>DTY(MIN) | <sup>t</sup> CKAVG<br>(MAX)+ <sup>t</sup> CL<br>AVG+ <sup>t</sup> JIT<br>DTY(MIN) | ps    |        |
| Clock jitter                          | Clock jitter - period                | <sup>t</sup> JIT <sub>PER</sub>     | -125  | 125   | -125  | 125   | -125  | 125   | -125  | 125   | ps    | 39     |
|                                       | Clock jitter - half period           | <sup>t</sup> JIT <sub>DUTY</sub>    | -125  | 125   | -125  | 125   | -125  | 125   | -150  | 150   | ps    | 40     |
|                                       | Clock jitter - cycle to cycle        | <sup>t</sup> JIT <sub>CC</sub>      |   | 250   |   | 250   |   | 250   |   | 250   | ps    | 41     |
|                                       | Cumulative jitter error, 2 cycles    | <sup>t</sup> ERR <sub>2per</sub>    | -175  | 175   | -175  | 175   | -175  | 175   | -175  | 175   | ps    | 42     |
|                                       | Cumulative jitter error, 3 cycles    | <sup>t</sup> ERR <sub>3per</sub>    | -225  | 225   | -225  | 225   | -225  | 225   | -225  | 225   | ps    | 42     |
|                                       | Cumulative jitter error, 4 cycles    | <sup>t</sup> ERR <sub>4per</sub>    | -250  | 250   | -250  | 250   | -250  | 250   | -250  | 250   | ps    | 42     |
|                                       | Cumulative jitter error, 5cycles     | <sup>t</sup> ERR <sub>5per</sub>    | -250  | 250   | -250  | 250   | -250  | 250   | -250  | 250   | ps    | 42, 48 |
|                                       | Cumulative jitter error, 6-10 cycles | <sup>t</sup> ERR <sub>6-10per</sub> | -350  | 350   | -350  | 350   | -350  | 350   | -350  | 350   | ps    | 42, 48 |
| Cumulative jitter error, 11-50 cycles | <sup>t</sup> ERR <sub>11-50per</sub> | -450                                | 450   | -450  | 450   | -450  | 450   | -450  | 450   | ps  | 42    |        |

Note:

- AC specification is based on MICRON components. Other DRAM manufactures specification may be different.




**DDR2 SDRAM COMPONENT AC TIMING PARAMETERS & SPECIFICATION (continued)**

V<sub>CC</sub> = +1.8V ±0.1V

|   | AC Characteristics                                      | Symbol                       | 806                                 |                       | 665                                 |                       | 534                                 |                       | 403                                 |                       | Units           | Notes           |
|---|---|------------------------------|-------------------------------------|-----------------------|-------------------------------------|-----------------------|-------------------------------------|-----------------------|-------------------------------------|-----------------------|-----------------|-----------------|
|   | Parameter   |                              | Min                                 | Max                   | Min                                 | Max                   | Min                                 | Max                   | Min                                 | Max                   |                 |                 |
| Data  | DQ output access time from CK/CK#                       | 't <sub>AC</sub>             | -450                                | +450                  | -450                                | +450                  | -500                                | +500                  | -600                                | +600                  | ps              | 43              |
|   | Data-out high-impedance window from CK/CK#              | 't <sub>HZ</sub>             |                                     | t <sub>AC</sub> (MAX) |                                     | t <sub>AC</sub> (MAX) |                                     | t <sub>AC</sub> (MAX) |                                     | t <sub>AC</sub> (MAX) | ps              | 8, 9, 43        |
|   | Data-out low-impedance window from CK/CK#               | 't <sub>LZ1</sub>            | t <sub>AC</sub> (MIN)               | t <sub>AC</sub> (MAX) | t <sub>AC</sub> (MIN)               | t <sub>AC</sub> (MAX) | t <sub>AC</sub> (MIN)               | t <sub>AC</sub> (MAX) | t <sub>AC</sub> (MIN)               | t <sub>AC</sub> (MAX) | ps              | 8, 10, 43       |
|   | Data-out low-impedance window from CK/CK#               | 't <sub>LZ2</sub>            | 2*t <sub>AC</sub> (MIN)             | t <sub>AC</sub> (MAX) | 2*t <sub>AC</sub> (MIN)             | t <sub>AC</sub> (MAX) | 2*t <sub>AC</sub> (MIN)             | t <sub>AC</sub> (MAX) | 2*t <sub>AC</sub> (MIN)             | t <sub>AC</sub> (MAX) | ps              | 8, 10, 43       |
|   | DQ and DM input setup time relative to DQS              | 't <sub>DS<sub>a</sub></sub> | 300                                 |                       | 300                                 |                       | 350                                 |                       | 400                                 |                       | ps              | 7, 15, 19       |
|   | DQ and DM input hold time relative to DQS               | 't <sub>DH<sub>a</sub></sub> | 300                                 |                       | 300                                 |                       | 350                                 |                       | 400                                 |                       | ps              | 7, 15, 19       |
|   | DQ and DM input setup time relative to DQS              | 't <sub>DS<sub>b</sub></sub> | 100                                 |                       | 100                                 |                       | 100                                 |                       | 150                                 |                       | ps              | 7, 15, 19       |
|   | DQ and DM input hold time relative to DQS               | 't <sub>DH<sub>b</sub></sub> | 175                                 |                       | 175                                 |                       | 225                                 |                       | 275                                 |                       | ps              | 7, 15, 19       |
|   | DQ and DM input pulse width (for each input)            | 't <sub>DIPW</sub>           | 0.35                                |                       | 0.35                                |                       | 0.35                                |                       | 0.35                                |                       | t <sub>CK</sub> | 37              |
|   | Data hold skew factor                                   | 't <sub>QHS</sub>            |                                     | 340                   |                                     | 340                   |                                     | 400                   |                                     | 450                   | ps              | 47              |
|   | DQ–DQS hold, DQS to first DQ to go nonvalid, per access | 't <sub>QH</sub>             | t <sub>HP</sub> -t <sub>QHS</sub>   |                       | t <sub>HP</sub> -t <sub>QHS</sub>   |                       | t <sub>HP</sub> -t <sub>QHS</sub>   |                       | t <sub>HP</sub> -t <sub>QHS</sub>   |                       | ps              | 15, 17, 47      |
|   | Data valid output window (DVW)                          | 't <sub>DVW</sub>            | t <sub>QH</sub> - t <sub>bQSQ</sub> |                       | t <sub>QH</sub> - t <sub>bQSQ</sub> |                       | t <sub>QH</sub> - t <sub>bQSQ</sub> |                       | t <sub>QH</sub> - t <sub>bQSQ</sub> |                       | ns              | 15, 17          |
|   | Data Strobe   | DQS input high pulse width   | 't <sub>DQSH</sub>                  | 0.35                  |                                     | 0.35                  |                                     | 0.35                  |                                     | 0.35                  |                 | t <sub>CK</sub> |
| DQS input low pulse width                   |   | 't <sub>DQSL</sub>           | 0.35                                |                       | 0.35                                |                       | 0.35                                |                       | 0.35                                |                       | t <sub>CK</sub> | 37              |
| DQS output access time from CK/CK#          |   | 't <sub>DQSK</sub>           | -400                                | +400                  | -400                                | +400                  | -450                                | +450                  | -500                                | +500                  | ps              | 40              |
| DQS falling edge to CK rising – setup time  |   | 't <sub>DSS</sub>            | 0.2                                 |                       | 0.2                                 |                       | 0.2                                 |                       | 0.2                                 |                       | t <sub>CK</sub> | 37              |
| DQS falling edge from CK rising – hold time |   | 't <sub>DSH</sub>            | 0.2                                 |                       | 0.2                                 |                       | 0.2                                 |                       | 0.2                                 |                       | t <sub>CK</sub> | 37              |

Note:

- AC specification is based on MICRON components. Other DRAM manufactures specification may be different.



**DDR2 SDRAM COMPONENT AC TIMING PARAMETERS & SPECIFICATION (continued)**

V<sub>CC</sub> = +1.8V ±0.1V

|  | AC Characteristics                                       | Symbol   | 806                               |                                   | 665                               |                                   | 534                               |                                   | 403                               |                 | Units           | Notes           |       |
|--|--|--|-----------------------------------|-----------------------------------|-----------------------------------|-----------------------------------|-----------------------------------|-----------------------------------|-----------------------------------|-----------------|-----------------|-----------------|-------|
|  | Parameter  |  | Min                               | Max                               | Min                               | Max                               | Min                               | Max                               | Min                               | Max             |                 |                 |       |
| Data Strobe                                    | DQS–DQ skew, DQS to last DQ valid, per group, per access | <sup>t</sup> DQSQ                                    |                                   | 240                               |                                   | 240                               |                                   | 300                               |                                   | 350             | ps              | 15, 17          |       |
|  | DQS read preamble  | <sup>t</sup> RPRE                                    | 0.9                               | 1.1                               | 0.9                               | 1.1                               | 0.9                               | 1.1                               | 0.9                               | 1.1             | <sup>t</sup> CK | 33, 37, 43      |       |
|  | DQS read postamble                                       | <sup>t</sup> RPST                                    | 0.4                               | 0.6                               | 0.4                               | 0.6                               | 0.4                               | 0.6                               | 0.4                               | 0.6             | <sup>t</sup> CK | 33, 34, 37, 43  |       |
|  | DQS write preamble setup time                            | <sup>t</sup> WPRES                                   | 0                                 |                                   | 0                                 |                                   | 0                                 |                                   | 0                                 |                 | ps              | 12, 13,         |       |
|  | DQS write preamble                                       | <sup>t</sup> WPRE                                    | 0.35                              |                                   | 0.35                              |                                   | 0.25                              |                                   | 0.25                              |                 | <sup>t</sup> CK | 37              |       |
|  | DQS write postamble                                      | <sup>t</sup> WPST                                    | 0.4                               | 0.6                               | 0.4                               | 0.6                               | 0.4                               | 0.6                               | 0.4                               | 0.6             | <sup>t</sup> CK | 11, 37          |       |
|  | Write command to first DQS latching transition           | <sup>t</sup> WDQS                                    | WL-0.25                           | WL+0.25                           | WL-0.25                           | WL+0.25                           | WL-0.25                           | WL+0.25                           | WL-0.25                           | WL+0.25         | <sup>t</sup> CK | 37              |       |
|  | Command and Address                                      | Address and control input pulse width for each input | <sup>t</sup> IPW                  | 0.6                               |                                   | 0.6                               |                                   | 0.6                               |                                   | 0.6             |                 | <sup>t</sup> CK | 37    |
|  |  | Address and control input setup time                 | <sup>t</sup> IS <sub>a</sub>      | 400                               |                                   | 400                               |                                   | 500                               |                                   | 600             |                 | ps              | 6, 19 |
| Address and control input hold time            |  | <sup>t</sup> IH <sub>a</sub>                         | 400                               |                                   | 400                               |                                   | 500                               |                                   | 600                               |                 | ps              | 6, 19           |       |
| Address and control input setup time           |  | <sup>t</sup> IS <sub>b</sub>                         | 200                               |                                   | 200                               |                                   | 250                               |                                   | 350                               |                 | ps              | 6, 19           |       |
| Address and control input hold time            |  | <sup>t</sup> IH <sub>b</sub>                         | 275                               |                                   | 275                               |                                   | 375                               |                                   | 475                               |                 |                 | 6, 19           |       |
| CAS# to CAS# command delay                     |  | <sup>t</sup> CCD                                     | 2                                 |                                   | 2                                 |                                   | 2                                 |                                   | 2                                 |                 | <sup>t</sup> CK | 37              |       |
| ACTIVE to ACTIVE (same bank) command           |  | <sup>t</sup> RC                                      | 54                                |                                   | 55                                |                                   | 55                                |                                   | 55                                |                 | ns              | 31, 37          |       |
| ACTIVE bank a to ACTIVE bank b command         |  | <sup>t</sup> RRD<br>(x8)                             | 7.5                               |                                   | 7.5                               |                                   | 7.5                               |                                   | 7.5                               |                 | ns              | 25, 37          |       |
| ACTIVE to READ or WRITE delay                  |  | <sup>t</sup> RCD                                     | 12                                |                                   | 15                                |                                   | 15                                |                                   | 15                                |                 | ns              | 37              |       |
| Four Bank Activate period                      |  | <sup>t</sup> FAW<br>(x8)                             | 37.5                              |                                   | 37.5                              |                                   | 37.5                              |                                   | 37.5                              |                 | ns              | 28, 37          |       |
| ACTIVE to PRECHARGE command                    |  | <sup>t</sup> RAS                                     | 40                                | 70,000                            | 40                                | 70,000                            | 40                                | 70,000                            | 40                                | 70,000          | ns              | 18, 31, 37      |       |
| Internal READ to precharge command delay       |  | <sup>t</sup> RTP                                     | 7.5                               |                                   | 7.5                               |                                   | 7.5                               |                                   | 7.5                               |                 | ns              | 21, 25, 37      |       |
| Write recovery time                            |  | <sup>t</sup> WR                                      | 15                                |                                   | 15                                |                                   | 15                                |                                   | 15                                |                 | ns              | 25, 37          |       |
| Auto precharge write recovery + precharge time |  | <sup>t</sup> DAL                                     | <sup>t</sup> WR + <sup>t</sup> RP |                                   | <sup>t</sup> WR + <sup>t</sup> RP |                                   | <sup>t</sup> WR + <sup>t</sup> RP |                                   | <sup>t</sup> WR + <sup>t</sup> RP |                 | ns              | 20              |       |
| Internal WRITE to READ command delay           |  | <sup>t</sup> WTR                                     | 7.5                               |                                   | 7.5                               |                                   | 7.5                               |                                   | 10                                |                 | ns              | 25, 37          |       |
| PRECHARGE command period                       |  | <sup>t</sup> RP                                      | 12                                |                                   | 15                                |                                   | 15                                |                                   | 15                                |                 | ns              | 29, 37          |       |
| PRECHARGE ALL command period                   | <sup>t</sup> RPA   | <sup>t</sup> RP + <sup>t</sup> CK                    |                                   | <sup>t</sup> RP + <sup>t</sup> CK |                                   | <sup>t</sup> RP + <sup>t</sup> CK |                                   | <sup>t</sup> RP + <sup>t</sup> CK |                                   | ns              | 29              |                 |       |
| LOAD MODE command cycle time                   | <sup>t</sup> MRD   | 2  |                                   | 2                                 |                                   | 2                                 |                                   | 2                                 |                                   | <sup>t</sup> CK | 37              |                 |       |

Note:

- AC specification is based on MICRON components. Other DRAM manufactures specification may be different.





**DDR2 SDRAM COMPONENT AC TIMING PARAMETERS & SPECIFICATION (continued)**

V<sub>CC</sub> = +1.8V ±0.1V


|              | AC Characteristics                                       | Symbol              | 806   |   | 665   |   | 534   |   | 403   |   | Units           | Notes  |
|--------------|--|---------------------|---|---|---|---|---|---|---|---|-----------------|--------|
|              | Parameter  |                     | Min   | Max   | Min   | Max   | Min   | Max   | Min   | Max   |                 |        |
| Refresh      | CKE low to CK,CK# uncertainty                            | 'DELAY              | <sup>t</sup> IS + <sup>t</sup> CK + <sup>t</sup> IH |   | <sup>t</sup> IS + <sup>t</sup> CK + <sup>t</sup> IH |   | <sup>t</sup> IS + <sup>t</sup> CK + <sup>t</sup> IH |   | <sup>t</sup> IS + <sup>t</sup> CK + <sup>t</sup> IH |   | ns              | 26     |
|              | REFRESH to ACTIVE or REFRESH to REFRESH command interval | 'RFC                | 127.5   | 70,000  | 127.5   | 70,000  | 127.5   | 70,000  | 127.5   | 70,000  | ns              | 14, 37 |
|              | Average periodic refresh interval (commercial)           | 'REFI               |   | 7.8   |   | 7.8   |   | 7.8   |   | 7.8   | µs              | 14, 37 |
|              | Average periodic refresh interval (industrial)           | 'REFI <sub>IT</sub> |   | 3.9   |   | 3.9   |   | 3.9   |   | 3.9   | µs              | 14, 37 |
| Self Refresh | Exit self refresh to non-READ command                    | 'XSNR               | <sup>t</sup> RF <sub>FC</sub> (MIN) + 10            |   | <sup>t</sup> RF <sub>FC</sub> (MIN) + 10            |   | <sup>t</sup> RF <sub>FC</sub> (MIN) + 10            |   | <sup>t</sup> RF <sub>FC</sub> (MIN) + 10            |   | ns              |        |
|              | Exit self refresh to READ command                        | 'XSRD               | 200   |   | 200   |   | 200   |   | 200   |   | <sup>t</sup> CK | 37     |
|              | Exit self refresh timing reference                       | 'ISXR               | <sup>t</sup> IS                                     |   | <sup>t</sup> IS                                     |   | <sup>t</sup> IS                                     |   | <sup>t</sup> IS                                     |   | ps              | 6, 27  |
| ODT          | ODT turn-on delay  | 'AOND               | 2   | 2   | 2   | 2   | 2   | 2   | 2   | 2   | <sup>t</sup> CK | 37     |
|              | ODT turn-on  | 'AOND               | <sup>t</sup> AC (MIN)                               | <sup>t</sup> AC (MAX) + 700                           | <sup>t</sup> AC (MIN)                               | <sup>t</sup> AC (MAX) + 700                           | <sup>t</sup> AC (MIN)                               | <sup>t</sup> AC (MAX) + 1,000                         | <sup>t</sup> AC (MIN)                               | <sup>t</sup> AC (MAX) + 1,000                         | ps              | 23, 43 |
|              | ODT turn-off delay                                       | 'AOFD               | 2.5   | 2.5   | 2.5   | 2.5   | 2.5   | 2.5   | 2.5   | 2.5   | <sup>t</sup> CK | 35, 37 |
|              | ODT turn-off   | 'AOF                | <sup>t</sup> AC (MIN)                               | <sup>t</sup> AC (MAX) + 600                           | <sup>t</sup> AC (MIN)                               | <sup>t</sup> AC (MAX) + 600                           | <sup>t</sup> AC (MIN)                               | <sup>t</sup> AC (MAX) + 600                           | <sup>t</sup> AC (MIN)                               | <sup>t</sup> AC (MAX) + 600                           | ps              | 24, 44 |
|              | ODT turn-on (power-down mode)                            | 'AONPD              | <sup>t</sup> AC (MIN) + 2,000                       | 2 x <sup>t</sup> CK + <sup>t</sup> AC (MAX) + 1,000   | <sup>t</sup> AC (MIN) + 2,000                       | 2 x <sup>t</sup> CK + <sup>t</sup> AC (MAX) + 1,000   | <sup>t</sup> AC (MIN) + 2,000                       | 2 x <sup>t</sup> CK + <sup>t</sup> AC (MAX) + 1,000   | <sup>t</sup> AC (MIN) + 2,000                       | 2 x <sup>t</sup> CK + <sup>t</sup> AC (MAX) + 1,000   | ps              |        |
|              | ODT turn-off (power-down mode)                           | 'AOFDP              | <sup>t</sup> AC (MIN) + 2,000                       | 2.5 x <sup>t</sup> CK + <sup>t</sup> AC (MAX) + 1,000 | <sup>t</sup> AC (MIN) + 2,000                       | 2.5 x <sup>t</sup> CK + <sup>t</sup> AC (MAX) + 1,000 | <sup>t</sup> AC (MIN) + 2,000                       | 2.5 x <sup>t</sup> CK + <sup>t</sup> AC (MAX) + 1,000 | <sup>t</sup> AC (MIN) + 2,000                       | 2.5 x <sup>t</sup> CK + <sup>t</sup> AC (MAX) + 1,000 | ps              |        |
|              | ODT to power-down entry latency                          | 'ANPD               | 3   |   | 3   |   | 3   |   | 3   |   | <sup>t</sup> CK | 37     |
|              | ODT power-down exit latency                              | 'AXPD               | 8   |   | 8   |   | 8   |   | 8   |   | <sup>t</sup> CK | 37     |
|              | ODT enable from MRS command                              | 'MOD                | 12  |   | 12  |   | 12  |   | 12  |   | ns              | 37, 49 |
| Power Down   | Exit active power-down to READ command, MR[bit12=0]      | 'XARD               | 2   |   | 2   |   | 2   |   | 2   |   | <sup>t</sup> CK | 37     |
|              | Exit active power-down to READ command, MR[bit12=1]      | 'XARDS              | 7 - AL  |   | 7 - AL  |   | 6 - AL  |   | 6 - AL  |   |                 | 37     |
|              | Exit precharge power-down to any non-READ command.       | 'XP                 | 2   |   | 2   |   | 2   |   | 2   |   | <sup>t</sup> CK | 37     |
|              | CKE minimum high/low time                                | 'CKE                | 3   |   | 3   |   | 3   |   | 3   |   | <sup>t</sup> CK | 32, 37 |

Note:  
 • AC specification is based on MICRON components. Other DRAM manufactures specifications may be different.



### Notes:

1. All voltages referenced to VSS.
2. Tests for AC timing,  $I_{CC}$ , and electrical AC and DC characteristics may be conducted at nominal reference / supply voltage levels, but the related specifications and device operation are guaranteed for the full voltage range specified. ODT is disabled for all measurements that are not ODT-specific.
3. Outputs measured with equivalent load:



4. AC timing and  $I_{CC}$  tests may use a  $V_{IL}$ -to- $V_{IH}$  swing of up to 1.0V in the test environment and parameter specifications are guaranteed for the specified AC input levels under normal use conditions. The slew rate for the input signals used to test the device is 1.0V/ns for signals in the range between  $V_{IL}$  (AC) and  $V_{IH}$  (AC). Slew rates less than 1.0V/ns require the timing parameters to be derated as specified.
5. The AC and DC input level specifications are as defined in the SSTL\_18 standard (i.e., the receiver will effectively switch as a result of the signal crossing the AC input level and will remain in that state as long as the signal does not ring back above [below] the DC input LOW [HIGH] level).
6. There are two sets of values listed for Command/Address:  $t_{SA}$ ,  $t_{HA}$  and  $t_{SB}$ ,  $t_{HB}$ . The  $t_{SA}$ ,  $t_{HA}$  values (for reference only) are equivalent to the baseline values of  $t_{SB}$ ,  $t_{HB}$  at  $V_{REF}$  when the slew rate is 1V/ns. The baseline values,  $t_{SB}$ ,  $t_{HB}$ , are the JEDEC defined values, referenced from the logic trip points.  $t_{SB}$  is referenced from  $V_{IH}$  (AC) for a rising signal and  $V_{IL}$  (AC) for a falling signal, while  $t_{HB}$  is referenced from  $V_{IL}$  (DC) for a rising signal and  $V_{IH}$  (DC) for a falling signal. If the Command/Address slew rate is not equal to 1 V/ns, then the baseline values must be derated.
7. The values listed are for the differential DQS strobe (DQS and DQS#) with a differential slew rate of 2 V/ns (1 V/ns for each signal). There are two sets of values listed: 'DSa', 'DHa' and 'DSb', 'DHb'. The 'DSa', 'DHa' values (for reference only) are equivalent to the baseline values of 'DSb', 'DHb' at  $V_{REF}$  when the slew rate is 2 V/ns, differentially. The baseline values, 'DSb', 'DHb', are the JEDEC-defined values, referenced from the logic trip points. 'DSb' is referenced from  $V_{IH}$  (AC) for a rising signal and  $V_{IL}$  (AC) for a falling signal, while 'DSb' is referenced from  $V_{IL}$  (DC) for a rising signal and  $V_{IH}$  (DC) for a falling signal. If the differential DQS slew rate is not equal to 2 V/ns, then the baseline values must be derated. If the DQS differential strobe feature is not enabled, then the DQS strobe is single-ended, the baseline values not applicable, and timing is not referenced to the logic trip points. Single-ended DQS data timing is referenced to DQS crossing  $V_{REF}$ .
8. 'HZ' and 'LZ' transitions occur in the same access time windows as valid data transitions. These parameters are not referenced to a specific voltage level, but specify when the device output is no longer driving ('HZ) or begins driving ('LZ).
9. This maximum value is derived from the referenced test load. 'HZ (MAX) will prevail over 'DQSCK (MAX) + 'RPST (MAX) condition.
10. 'LZ (MIN) will prevail over a 'DQSCK (MIN) + 'RPRE (MAX) condition
11. The intent of the "Don't Care" state after completion of the postamble is the DQS-driven signal should either be high, low or High-Z and that any signal transition within the input switching region must follow valid input requirements. That is if DQS transitions high (above  $V_{IHDC}(\min)$ ) then it must not transition low (below  $V_{IHD}(\text{DC})$ ) prior to 'DQSH(min).
12. This is not a device limit. The device will operate with a negative value, but system performance could be degraded due to bus turnaround.
13. It is recommended that DQS be valid (HIGH or LOW) on or before the WRITE command. The case shown (DQS going from High-Z to logic LOW) applies when no WRITES were previously in progress on the bus. If a previous WRITE was in progress, DQS could be HIGH during this time, depending on 'DQSS.
14. The refresh period is 64ms (commercial) or 32ms (industrial). This equates to an average refresh rate of 7.8125 $\mu$ s (commercial) or 3.9607 $\mu$ s (industrial). However, a REFRESH command must be asserted at least once every 70.3 $\mu$ s or 'RFC (MAX).

- To ensure all rows of all banks are properly refreshed, 8,192 REFRESH commands must be issued every 64ms.
15. Referenced to each output group: x4 = DQS with DQ0–DQ3; x8 = DQS with DQ0–DQ7; x16 = LDQS with DQ0–DQ7; and UDQS with DQ8–DQ15.
16. CK and CK# input slew rate is referenced at 1 V/ns (2 V/ns if measured differentially).
17. The data valid window is derived by achieving other specifications - 'HP, ('CK/2), 'DQSQ, and 'QH ('QH = 'HP - 'QHS). The data valid window derates in direct proportion to the clock duty cycle and a practical data valid window can be derived.
18. READs and WRITEs with auto precharge are allowed to be issued before 'RAS(MIN) is satisfied since 'RAS lockout feature is supported in DDR2 SDRAM.
19.  $V_{IL}/V_{IH}$  DDR2 overshoot/undershoot.
20. 'DAL = (nWR) + ('RP/CK). Each of these terms, if not already an integer, should be rounded up to the next integer. 'CK refers to the application clock period; nWR refers with 'WR programmed to four clocks would have 'DAL = 4 + (15ns/3.75ns) clocks = 4 + (4) clocks = 8 clocks.
21. The minimum internal READ to PRECHARGE time. This is the time from the last 4-bit prefetch begins to when the PRECHARGE command can be issued. A 4-bit prefetch is when the READ command internally latches the READ so that data will output CL later. This parameter is only applicable when 'RTP/(2x 'CK) > 1, such as frequencies faster than 533 MHz when tRTP = 7.5ns. If tRTP / (2x 'CK) ≤ 1, then equation AL + BL/2 applies. tRAS (MIN) also has to be satisfied as well. The DDR2 SDRAM will automatically delay the internal PRECHARGE command until 'RAS (MIN) has been satisfied.
22. Operating frequency is only allowed to change during self refresh mode, precharge power-down mode, and system reset condition.
23. 'DAL = (nWR) + ('RP/CK): For each of the terms above, if not already an integer, round to the next highest integer. 'CK refers to the application clock period; AC Operation Condition Notes: nWR refers to the 'WR parameter stored in the MR[11,10,9]. Example: For -533Mb/s at 'CK = 3.75 ns with 'WR programmed to four clocks. 'DAL = 4 + (15 ns/3.75 ns) clocks = 4 + (4) clocks = 8 clocks.
24. ODT turn-off time 'AOF (MIN) is when the device starts to turn off ODT resistance. ODT turn off time 'AOF (MAX) is when the bus is in high-Z. Both are measured from 'AOFD.
25. This parameter has a two clock minimum requirement at any 'CK.
26. 'DELAY is calculated from 'IS + 'CK + 'IH so that CKE registration LOW is guaranteed prior to CK, CK# being removed in a system RESET condition.
27. 'ISXR is equal to 'IS and is used for CKE setup time during self refresh exit.
28. No more than 4 bank ACTIVE commands may be issued in a given 'FAW(min) period. 'RRD(min) restriction still applies. The 'FAW(min) parameter applies to all 8 bank DDR2 devices, regardless of the number of banks already open or closed.
29. 'RPA timing applies when the PRECHARGE(ALL) command is issued, regardless of the number of banks already open or closed. If a single-bank PRECHARGE command is issued, 'RP timing applies. 'RPA(MIN) applies to all 8-bank DDR2 devices.
30. Value is minimum pulse width, not the number of clock registrations.
31. This is applicable to Read cycles only. Write cycles generally require additional time due to 'WR during auto precharge.
32. 'CKE (MIN) of 3 clocks means CKE must be registered on three consecutive positive clock edges. CKE must remain at the valid input level the entire time it takes to achieve the 3 clocks of registration. Thus, after any CKE transition, CKE may not transition from its valid level during the time period of 'IS + 2 x 'CK + 'IH.
33. This parameter is not referenced to a specific voltage level, but specified when the device output is no longer driving ('RPST) or beginning to drive ('RPRE).
34. When DQS is used single-ended, the minimum limit is reduced by 100ps.
35. The half-clock of 'AOFD's 2.5 'CK assumes a 50/50 clock duty cycle. This half-clock value must be derated by the amount of half-clock duty cycle error. For example, if the clock duty cycle was 47/53, 'AOFD would actually be 2.5 - 0.03, or 2.47 for 'AOF (MIN) and 2.5 + 0.03 or 2.53 for 'AOF (MAX).
36. The clock's 'CKAvg is the average clock over any 200 consecutive clocks and



- 'CK<sub>AVG</sub>(MIN) is the smallest clock rate allowed, except a deviation due to allowed clock jitter. Input clock jitter is allowed provided it does not exceed values specified. Also, the jitter must be of a random Gaussian distribution in nature.
37. The inputs to the DRAM must be aligned to the associated clock; that is, the actual clock that latches it in. However, the input timing (in ns) references to the 'CK<sub>AVG</sub> when determining the required number of clocks. The following input parameters are determined by taking the specified percentage times the tCKAVG rather than 'CK: 'IPW, 'DIPW, 'DQSS, 'DQSH, 'DQSL, 'DSS, 'DH, 'WPST, and 'WPRE.
  38. Spread spectrum is not included in the jitter specification values. However, the input clock can accommodate spread spectrum at a sweep rate in the range 20–60 KHz with additional one percent of 'CK<sub>AVG</sub> as a long-term jitter component; however, the spread spectrum may not use a clock rate below 'CK<sub>AVG</sub>(MIN) or above 'CK<sub>AVG</sub>(MAX).
  39. The period jitter ('JIT<sub>PER</sub>) is the maximum deviation in the clock period from the average or nominal clock allowed in either the positive or negative direction. JEDEC specifies tighter jitter numbers during DLL locking time. During DLL lock time, the jitter values should be 20 percent less than noted in the table (DLL locked).
  40. The half-period jitter ('JIT<sub>DTY</sub>) applies to either the high pulse of clock or the low pulse of clock; however, the two cumulatively can not exceed 'JIT<sub>PER</sub>.
  41. The cycle-to-cycle jitter ('JIT<sub>CC</sub>) is the amount the clock period can deviate from one cycle to the following cycle. JEDEC specifies tighter jitter numbers during DLL locking time. During DLL lock time, the jitter values should be 20 percent less than noted in the table (DLL locked).
  42. The cumulative jitter error ('ERR<sub>nPER</sub>) where n is 2, 3, 4, 5, 6–10, or 11–50, is the amount of clock time allowed to consecutively accumulate away from the average clock over any number of clock cycles.
  43. The DRAM output timing is aligned to the nominal or average clock. Most output parameters must be derated by the actual jitter error when input clock jitter is present; this will result in each parameter becoming larger. The following parameters are required to be derated by subtracting 'ERR<sub>5PER</sub>(MAX): 'AC(MIN), 'DQSCK(MIN), 'HZ(MIN), 'LZDQ(MIN), 'AON(MIN); while these following parameters are required to be derated by subtracting 'ERR<sub>5PER</sub>(MIN): 'AC(MAX), 'DQSCK(MAX), 'HZ(MAX), 'LZDQ(MAX), 'AON(MAX). The parameter 'RPRE(MIN) is derated by subtracting 'JIT<sub>PER</sub>(MAX), while 'PRPE(MAX) is derated by subtracting 'JIT<sub>PER</sub>(MAX). The parameter 'RPST(MAX) is derated by subtracting 'JIT<sub>DTY</sub>(MIN).
  44. Half-clock output parameters must be derated by the actual 'ERR<sub>5PER</sub> and 'JIT<sub>DTY</sub> when input clock jitter is present; this will result in each parameter becoming larger. The parameter 'AOF(MIN) is required to be derated by subtracting both 'ERR<sub>5PER</sub>(MAX) and 'JIT<sub>PER</sub>(MAX). The parameter 'AOF(MAX) is required to be derated by subtracting both 'ERR<sub>5PER</sub>(MIN) and 'JIT<sub>DTY</sub>(MIN).
  45. MIN('CL, 'CH) refers to the smaller of the actual clock LOW time and the actual clock HIGH time driven to the device. The clock's half period must also be of a Gaussian distribution; 'CH<sub>AVG</sub> and 'CL<sub>AVG</sub> must be met with or without our clock jitter and with or without duty cycle jitter. 'CH<sub>AVG</sub> and 'CL<sub>AVG</sub> are the average of any 200 consecutive CK falling edges.
  46. 'HP (MIN) is the lesser of 'CL and 'CH actually applied to the device CK and CK# inputs; thus, 'HP(MIN) ≥ the lesser of 'CL<sub>ABS</sub>(MIN) and 'CH<sub>ABS</sub>(MIN).
  47. 'QH = 'HP - 'QHS; the worst case 'QH would be the smaller of 'CL<sub>ABS</sub>(MAX) or 'CH<sub>ABS</sub>(MAX) times 'CK<sub>ABS</sub>(MIN) - 'QHS. Minimizing the amount of 'CH<sub>AVG</sub> offset and value of 'JIT<sub>DTY</sub> will provide a larger 'QH, which in turn will provide a larger valid data out window.
  48. JEDEC specifies using 'ERR<sub>6-10PER</sub> when derating clock-related output timing (notes 43–44). Micron requires less derating by allowing 'ERR<sub>5PER</sub> to be used.
  49. Requires 8 'CK for backward compatibility.




ORDERING INFORMATION FOR D4

| Part Number             | Clock/Data Rate Frequency | CAS Latency | t <sub>RCD</sub> | t <sub>RP</sub> | Height*              |
|-------------------------|---------------------------|-------------|------------------|-----------------|----------------------|
| W3HG128M64EEU806D4xxG** | 400MHz/800Mb/s            | 6           | 6                | 6               | 29.20mm (1.150") TYP |
| W3HG128M64EEU665D4xxG*  | 333MHz/667Mb/s            | 5           | 5                | 5               | 29.20mm (1.150") TYP |
| W3HG128M64EEU534D4xxG   | 266MHz/533Mb/s            | 4           | 4                | 4               | 29.20mm (1.150") TYP |
| W3HG128M64EEU403D4xxG   | 200MHz/400Mb/s            | 3           | 3                | 3               | 29.20mm (1.150") TYP |

\*\* Consult Factory for availability

- NOTES:
- RoHS product. ("G" = RoHS Compliant)
  - Vendor specific part numbers are used to provide memory components source control. The place holder for this is shown as lower case "x" in the part numbers above and is to be replaced with the respective vendors code. Consult factory for qualified sourcing options. (M = Micron, S = Samsung & consult factory for others)
  - Consult factory for availability of industrial temperature (-40°C to 85°C) option


PACKAGE DIMENSIONS FOR D4




\* ALL DIMENSIONS ARE IN MILLIMETERS AND (INCHES)



PART NUMBERING GUIDE





## Document Title

1GB – 128Mx64 DDR2 SDRAM UNBUFFERED

### DRAM DIE OPTIONS:

- SAMSUNG: A-Die, will move to B-Die Q3'06
- MICRON: U38A:A, will move to U38Z:D Q4'06, and U48B:E Q2'07

## Revision History

| Rev # | History   | Release Date | Status   |
|-------|---|--------------|----------|
| Rev 0 | Created   | 3-06         | Advanced |
| Rev 1 | 1.0 Update part number guide                                      | 4-06         | Advanced |
|       | 1.1 Added indicator "x" in part number for industrial temp option |              |          |
|       | 1.2 Added DRAM die option   |              |          |
| Rev 2 | 2.0 Updated AC title to indicate component AC specs only          | 11-06        | Advanced |