



2GB – 2x128Mx72 DDR2 SDRAM, SO-CDIMM w/PLL

FEATURES

- Unbuffered 200-pin (SO-CDIMM) small-outline clocked dual in-line memory module. Raw card "C"
- Support ECC detection and correction
- Fast data transfer rates: PC2-6400*, PC2-5300, PC2-4200 and PC2-3200
- $V_{CC} = V_{CCQ} = 1.8V$
- $V_{CCSPD} = 1.7V$ to $3.6V$
- JEDEC standard 1.8V I/O (SSTL_18-compatible)
- Differential data strobe (DQS, DQS#) option
- Differential clock input (CK, CK#)
- Four-bit prefetch architecture
- Multiple internal device banks for concurrent operation
- Programmable CAS# latency (CL): 3, 4, 5*, and 6*
- Adjustable data-output drive strength
- 7.8 μ s average periodic refresh interval
- On-die termination (ODT)
- Posted CAS# latency: 0, 1, 2, 3 and 4
- Serial Presence Detect (SPD) with EEPROM
- Auto & self refresh (64ms: 8,192 cycle refresh)
- Gold edge contacts
- Dual Rank
- RoHS compliant
- JEDEC proposed pin-out
- Package option
 - 200 Pin SO-CDIMM: 30.00mm (1.181") TYP

DESCRIPTION

The W3HG2128M72EEU is a 2x128Mx72 Double Data Rate DDR2 SDRAM high density module. This memory module consists of eighteen 128Mx8 bit BGA with 8 banks DDR2 Synchronous DRAMs in FBGA packages, mounted on a 200-pin SO-CDIMM FR4 substrate.

* This product may or may not be under development, not qualified or characterized and is subject to change or cancellation without notice.

NOTE: Consult factory for availability of:

- Vendor source control options
- Industrial temperature option

OPERATING FREQUENCIES

	PC2-6400*	PC2-5300*	PC2-4200	PC2-3200
Clock Speed	400MHz	333MHz	266MHz	200MHz
CL-tRCD-tRP	6-6-6	5-5-5	4-4-4	3-3-3

* Consult factory for availability



PIN CONFIGURATION


Pin No.	Symbol	Pin No.	Symbol	Pin No.	Symbol	Pin No.	Symbol
1	V _{REF}	51	DQ18	101	V _{CC}	151	V _{SS}
2	V _{SS}	52	V _{SS}	102	A ₆	152	V _{SS}
3	DQ0	53	DQ19	103	A ₅	153	DQS5#
4	DQ4	54	DQ28	104	A ₄	154	DM5
5	V _{SS}	55	V _{SS}	105	A ₃	155	DQS5
6	DQ5	56	DQ29	106	V _{CC}	156	V _{SS}
7	DQ1	57	DQ24	107	A ₂	157	V _{SS}
8	V _{SS}	58	V _{SS}	108	A ₁	158	DQ46
9	DQS0#	59	DQ25	109	V _{CC}	159	DQ42
10	DM0	60	DM3	110	A ₀	160	DQ47
11	DQS0	61	V _{SS}	111	A ₁₀	161	DQ43
12	V _{SS}	62	V _{SS}	112	BA1	162	V _{SS}
13	V _{SS}	63	DQS3#	113	BA0	163	V _{SS}
14	DQ6	64	DQ30	114	V _{CC}	164	DQ52
15	DQ2	65	DQS3	115	RAS#	165	DQ48
16	DQ7	66	DQ31	116	WE#	166	DQ53
17	DQ3	67	V _{SS}	117	V _{CC}	167	DQ49
18	V _{SS}	68	V _{SS}	118	CS0#	168	V _{SS}
19	V _{SS}	69	DQ26	119	CAS#	169	V _{SS}
20	DQ12	70	CB4	120	ODT0	170	DM6
21	DQ8	71	DQ27	121	CS1#	171	DQS6#
22	DQ13	72	CB5	122	A ₁₃	172	V _{SS}
23	DQ9	73	V _{SS}	123	V _{CC}	173	DQS6
24	V _{SS}	74	V _{SS}	124	V _{CC}	174	DQ54
25	V _{SS}	75	CB0	125	ODT1	175	V _{SS}
26	DM1	76	DM8	126	CK	176	DQ55
27	DQS1#	77	CB1	127	NC	177	DQ50
28	V _{SS}	78	V _{SS}	128	CK#	178	V _{SS}
29	DQS1	79	V _{SS}	129	DQ32	179	DQ51
30	DQ14	80	CB6	130	V _{SS}	180	DQ60
31	V _{SS}	81	DQS8#	131	V _{SS}	181	V _{SS}
32	DQ15	82	CB7	132	DQ36	182	DQ61
33	DQ10	83	DQS8	133	DQ33	183	DQ56
34	V _{SS}	84	V _{SS}	134	DQ37	184	V _{SS}
35	DQ11	85	V _{SS}	135	DQS4#	185	DQ57
36	DQ20	86	CB2	136	V _{SS}	186	DM7
37	V _{SS}	87	CKE0	137	DQS4	187	V _{SS}
38	DQ21	88	CB3	138	DM4	188	DQ62
39	DQ16	89	CKE1	139	V _{SS}	189	DQS7#
40	V _{SS}	90	V _{CC}	140	V _{SS}	190	V _{SS}
41	DQ17	91	NC	141	DQ34	191	DQS7
42	RESET#	92	BA2	142	DQ38	192	DQ63
43	V _{SS}	93	V _{CC}	143	DQ35	193	DQ58
44	DM2	94	NC	144	DQ39	194	SDA
45	DQS2#	95	A ₁₂	145	V _{SS}	195	V _{SS}
46	V _{SS}	96	A ₁₁	146	V _{SS}	196	SCL
47	DQS2	97	A ₉	147	DQ40	197	DQ59
48	DQ22	98	V _{CC}	148	DO44	198	SA1
49	V _{SS}	99	A ₇	149	DO41	199	V _{CC} SPD
50	DQ23	100	A ₈	150	DO45	200	SA0

PIN NAMES

Pin Name	Function
A0-A13	Address Inputs
BA0 - BA2	SDRAM Bank Addresses
DQ0-DQ63	Data Input/Output
CB0-CB7	Check Bits
DQS0-DQS8	Data strobes
DQS0#-DQS8#	Data strobes complement
DM0-DM8	Data-in masks
ODT0, ODT1	On-die termination controls
CK,CK#	Clock inputs
CKE0, CKE1	Clock enable inputs
CS0#, CS1#	Chip select inputs
RAS#	Row Address Strobe
CAS#	Column Address Strobe
WE#	Write Enable
RESET#	PLL OE Input
V _{CC}	Core Power
V _{SS}	Ground
SA0-SA1	SPD address
SDA	Serial Data Input/Output
V _{REF}	Input/Output Reference
V _{CCSPD}	Serial EEPROM power supply
SCL	SPD Clock Input
NC	No Connect



FUNCTIONAL BLOCK DIAGRAM



NOTE: All resistor values are 22 ohms unless otherwise specified.



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter		Min	Max	Units
V _{CC}	Voltage on V _{CC} pin relative to V _{SS}		-0.5	2.3	V
V _{IN} , V _{OUT}	Voltage on any pin relative to V _{SS}		-0.5	2.3	V
I _L	Input leakage current; Any input 0V < V _{IN} < V _{CC} ; V _{REF} input 0V < V _{IN} < 0.95V; Other pins not under test = 0V	Command/Address, RAS#, CAS#, WE#	-90	90	µA
		CKE	-90	90	µA
		CK, CK#	-10	10	µA
		DM	-10	10	µA
I _{OZ}	Output leakage current; 0V < V _{IN} < V _{CC0} ; DQs and ODT are disable	DQ, DQS, DQS#	-10	10	µA
I _{VREF}	V _{REF} leakage current; V _{REF} = Valid V _{REF} level		-36	36	µA

DC OPERATING CONDITIONS

All voltages referenced to V_{SS}

Parameter	Symbol	Min	Typical	Max	Unit	Notes
Supply Voltage	V _{CC}	1.7	1.8	1.9	V	3
I/O Reference Voltage	V _{REF}	0.49 x V _{CC}	0.50 x V _{CC}	0.51 x V _{CC}	V	1
I/O Termination Voltage	V _{TT}	V _{REF} -0.04	V _{REF}	V _{REF} +0.04	V	2
SPD Supply Voltage	V _{CCSPD}	1.7	-	3.6	V	

Notes:

- 1 V_{REF} is expected to equal V_{CC2} of the transmitting device and to track variations in the DC level of the same. Peak-to-peak noise on V_{REF} may not exceed +/-1 percent of the DC value. Peak-to-peak AC noise on V_{REF} may not exceed +/-2 percent of V_{REF}. This measurement is to be taken at the nearest V_{REF} bypass capacitor.
2. V_{TT} is not applied directly to the device. V_{TT} is a system supply for signal termination resistors, is expected to be set equal to V_{REF} and must track variations in the DC level of V_{REF}.
3. V_{CC0} of all IC's are tied to V_{CC}.

**OPERATING TEMPERATURE CONDITION**

Parameter	Symbol	Rating	Units	Notes
Operating temperature (Commercial)	TOPER	0° to 85°	°C	1, 2

Notes:

1. Operating temperature is the case surface temperature on the center/top side of the DRAM. For the measurement conditions, please refer to JEDED JESD51.2.
2. At 0°C - 85°C, operation temperature range, all DRAM specification will be supported.

INPUT DC LOGIC LEVEL

All voltages referenced to Vss

Parameter	Symbol	Min	Max	Units
Input High (Logic 1) Voltage	V _{IH} (DC)	V _{REF} + 0.125	V _{CC} + 0.300	V
Input Low (Logic 0) Voltage	V _{IL} (DC)	-0.300	V _{REF} - 0.125	V

INPUT AC LOGIC LEVEL

All voltages referenced to Vss

Parameter	Symbol	Min	Max	Unit
AC Input High (Logic 1) Voltage DDR2-400 & DDR2-533	V _{IH} (AC)	V _{REF} + 0.250	V _{CC}	V
AC Input High (Logic 1) Voltage DDR2-667	V _{IH} (AC)	V _{REF} + 0.200	V _{CC}	V
AC Input High (Logic 0) Voltage DDR2-400 & DDR2-533	V _{IL} (AC)	-0.300	V _{REF} - 0.250	V
AC Input High (Logic 0) Voltage DDR2-667	V _{IL} (AC)	-0.300	V _{REF} - 0.200	V



DDR2 Icc SPECIFICATIONS AND CONDITIONS

Includes DDR2 SDRAM components only

Symbol	Proposed Conditions	806	665	534	403	Units	
Icc0*	Operating one bank active-precharge current; tck = tck(Icc), trc = trc(Icc), tras = trasmin(Icc); CKE is HIGH, CS# is HIGH between valid commands; Address bus inputs are SWITCHING; Data bus inputs are SWITCHING	TBD	828	693	693	mA	
Icc1*	Operating one bank active-read-precharge current; Iout = 0mA; BL = 4, CL = CL(Icc), AL = 0; tck = tck(Icc), trc = trc(Icc), tras = trasmin(Icc), trcd = trcd(Icc); CKE is HIGH, CS# is HIGH between valid commands; Address bus inputs are SWITCHING; Data pattern is same as Icc4W	TBD	963	918	873	mA	
Icc2P**	Precharge power-down current; All banks idle; tck = tck(Icc); CKE is LOW; Other control and address bus inputs are STABLE; Data bus inputs are FLOATING	TBD	126	126	126	mA	
Icc2Q**	Precharge quiet standby current; All banks idle; tck = tck(Icc); CKE is HIGH, CS# is HIGH; Other control and address bus inputs are STABLE; Data bus inputs are FLOATING	TBD	720	720	630	mA	
Icc2N**	Precharge standby current; All banks idle; tck = tck(Icc); CKE is HIGH, CS# is HIGH; Other control and address bus inputs are SWITCHING; Data bus inputs are SWITCHING	TBD	720	720	630	mA	
Icc3P**	Active power-down current; All banks open; tck = tck(Icc); CKE is LOW; Other control and address bus inputs are STABLE; Data bus inputs are FLOATING	Fast PDN Exit MRS(12) = 0	TBD	540	540	540	mA
		Slow PDN Exit MRS(12) = 1	TBD	180	180	180	mA
Icc3N**	Active standby current; All banks open; tck = tck(Icc), tras = trasmax(Icc), trp = trp(Icc); CKE is HIGH, CS# is HIGH between valid commands; Other control and address bus inputs are SWITCHING; Data bus inputs are SWITCHING	TBD	1,350	1,080	990	mA	
Icc4W*	Operating burst write current; All banks open, Continuous burst writes; BL = 4, CL = CL(Icc), AL = 0; tck = tck(Icc), tras = trasmax(Icc), trp = trp(Icc); CKE is HIGH, CS# is HIGH between valid commands; Address bus inputs are SWITCHING; Data bus inputs are SWITCHING	TBD	1,278	1,188	1,008	mA	
Icc4R*	Operating burst read current; All banks open, Continuous burst reads, Iout = 0mA; BL = 4, CL = CL(Icc), AL = 0; tck = tck(Icc), tras = trasmax(Icc), trp = trp(Icc); CKE is HIGH, CS# is HIGH between valid commands; Address bus inputs are SWITCHING; Data pattern is same as Icc4W	TBD	1,278	1,053	873	mA	
Icc5**	Burst auto refresh current; tck = tck(Icc); Refresh command at every trfc(Icc) interval; CKE is HIGH, CS# is HIGH between valid commands; Other control and address bus inputs are SWITCHING; Data bus inputs are SWITCHING	TBD	3,870	3,780	3,690	mA	
Icc6**	Self refresh current; CK and CK# at 0V; CKE 0.2V; Other control and address bus inputs are FLOATING; Data bus inputs are FLOATING	TBD	126	126	126	mA	
Icc7*	Operating bank interleave read current; All bank interleaving reads, Iout = 0mA; BL = 4, CL = CL(Icc), AL = trcd(Icc)-1*tck(Icc); tck = tck(Icc), trc = trc(Icc), trrd = trrd(Icc), trcd = 1*tck(Icc); CKE is HIGH, CS# is HIGH between valid commands; Address bus inputs are STABLE during DESELECTS; Data pattern is same as Icc4R; Refer to the following page for detailed timing conditions	TBD	2,583	2,493	2,403	mA	

Note: Icc specification is based on MICRON components. Other DRAM Manufacturers specification may be different.

* Value calculated as one module rank in this operation condition, and all other module ranks in Icc2P (CKE LOW) mode.

** Value calculated reflects all module ranks in the operating condition.



DDR2 SDRAM COMPONENT AC TIMING PARAMETERS & SPECIFICATION

AC CHARACTERISTICS				806		665		534		403		
PARAMETER			SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
Clock	Clock cycle time	CL = 6	t _{CCK} (6)	TBD	TBD							ps
		CL = 5	t _{CCK} (5)	TBD	TBD	3,000	8,000					ps
		CL = 4	t _{CCK} (4)	TBD	TBD	3,750	8,000	3,750	8,000	5,000	8,000	ps
		CL = 3	t _{CCK} (3)	TBD	TBD	5,000	8,000	5,000	8,000	5,000	8,000	ps
	CK high-level width		t _{CH}	TBD	TBD	0.48	0.52	0.46	0.52	0.48	0.52	tck
	CK low-level width		t _{CL}	TBD	TBD	0.48	0.52	0.48	0.52	0.48	0.52	tck
	Half clock period		t _{HPC}	TBD	TBD	MIN(t _{CH} , t _{CL})		MIN(t _{CH} , t _{CL})		MIN(t _{CH} , t _{CL})		ps
	Clock jitter		t _{JT}	TBD	TBD	-125	125	-125	125	-125	125	ps
Data	DQ output access time from CK/CK#		t _{AC}	TBD	TBD	-450	+450	-500	+500	-600	+600	ps
	Data-out high-impedance window from CK/CK#		t _{HZ}	TBD	TBD		t _{AC} (MAX)		t _{AC} (MAX)		t _{AC} (MAX)	ps
	Data-out low-impedance window from CK/CK#		t _{LZ}	TBD	TBD	t _{AC} (MIN)	t _{AC} (MAX)	t _{AC} (MIN)	t _{AC} (MAX)	t _{AC} (MIN)	t _{AC} (MAX)	ps
	DQ and DM input setup time relative to DQS		t _{DS}	TBD	TBD	100		100		150		
	DQ and DM input hold time relative to DQS		t _{DH}	TBD	TBD	175		225		275		
	DQ and DM input pulse width (for each input)		t _{DIPW}	TBD	TBD	0.35		0.35		0.35		tck
	Data hold skew factor		t _{QHS}	TBD	TBD		340		400		450	ps
	DQ - DQS hold, DQS to first DQ to go nonvalid, per access		t _{QH}	TBD	TBD	t _H - t _{QHS}		t _H - t _{QHS}		t _H - t _{QHS}		ps
	Data valid output window (DVW)		t _{DVW}	TBD	TBD	t _{QH} - t _{DQSO}		t _{QH} - t _{DQSO}		t _{QH} - t _{DQSO}		ns
Data Strobe	DQS input high pulse width		t _{DQSH}	TBD	TBD	0.35		0.35		0.35		tck
	DQS input low pulse width		t _{DQSL}	TBD	TBD	0.35		0.35		0.35		tck
	DQS output access time from CK/CK#		t _{DQSK}	TBD	TBD	-400	+400	-450	+450	-500	+500	ps
	DQS falling edge to CK rising - setup time		t _{DSS}	TBD	TBD	0.2		0.2		0.2		tck
	DQS falling edge from CK rising - hold time		t _{DSH}	TBD	TBD	0.2		0.2		0.2		tck
	DQS - DQ skew, DQS to last DQ valid, per group, per access		t _{DQSQ}	TBD	TBD		240		300		350	ps
	DQS read preamble		t _{RPRE}	TBD	TBD	0.9	1.1	0.9	1.1	0.9	1.1	tck
	DQS read postamble		t _{RPST}	TBD	TBD	0.4	0.6	0.4	0.6	0.4	0.6	tck
	DQS write preamble setup time		t _{WPRES}	TBD	TBD	0		0		0		ps
	DQS write preamble		t _{WPRE}	TBD	TBD	0.35		0.35		0.35		tck
	DQS write postamble		t _{WPST}	TBD	TBD	0.4	0.6	0.4	0.6	0.4	0.6	tck
	Write command to first DQS latching transition		t _{DQSS}	TBD	TBD	WL- 0.25	WL+ 0.25	WL- 0.25	WL+ 0.25	WL- 0.25	WL+ 0.25	tck
Address and Control	Address and control input pulse width for each input		t _{IPW}	TBD	TBD	0.6		0.6		0.6		tck
	Address and control input setup time		t _{IS}	TBD	TBD	200		250		350		ps
	Address and control input hold time		t _{IH}	TBD	TBD	275		375		475		ps
	Address and control input hold time		t _{CCD}	TBD	TBD	2		2		2		tck

AC specification is based on MICRON components. Other DRAM manufactures specification may be different.

Continued on next page



DDR2 SDRAM COMPONENT AC TIMING PARAMETERS & SPECIFICATION (cont'd)

AC CHARACTERISTICS			806		665		534		403		
PARAMETER		SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
Command and Address	ACTIVE to ACTIVE (same bank) command	t_{RC}	TBD	TBD	55		55		55		ns
	ACTIVE bank a to ACTIVE bank b command	t_{RRD}	TBD	TBD	7.5		7.5		7.5		ns
	ACTIVE to READ or WRITE delay	t_{RCD}	TBD	TBD	15		15		15		ns
	Four Bank Activate period	t_{RAW}	TBD	TBD	37.5		37.5		37.5		ns
	ACTIVE to PRECHARGE command	t_{RAS}	TBD	TBD	40	70,000	40	70,000	40	70,000	ns
	Internal READ to precharge command delay	t_{RTP}	TBD	TBD	7.5		7.5		7.5		ns
	Write recovery time	t_{WR}	TBD	TBD	15		15		15		ns
	Auto precharge write recovery + precharge time	t_{DAL}	TBD	TBD	$t_{WR} + t_{RP}$		$t_{WR} + t_{RP}$		$t_{WR} + t_{RP}$		ns
	Internal WRITE to READ command delay	t_{WTR}	TBD	TBD	7.5		7.5		10		ns
	PRECHARGE command period	t_{RP}	TBD	TBD	15		15		15		ns
Self Refresh	PRECHARGE ALL command period	t_{RPA}	TBD	TBD	$t_{RP}+t_{CK}$		$t_{RP}+t_{CK}$		$t_{RP}+t_{CK}$		ns
	LOAD MODE command cycle time	t_{MRD}	TBD	TBD	2		2		2		tck
	CKE low to CK,CK# uncertainty	t_{DELAY}	TBD	TBD	$t_{IS} + t_{CK} + t_{IH}$		$t_{IS} + t_{CK} + t_{IH}$		$t_{IS} + t_{CK} + t_{IH}$		ns
	REFRESH to Active of Refresh to Refresh command interval	t_{RFC}	TBD	TBD	127.5	70,000	127.5	70,000	127.5	70,000	ns
	Average periodic refresh interval	t_{REFI}	TBD	TBD		7.8		7.8		7.8	μs
ODT	Exit self refresh to non-READ command	t_{XSNR}	TBD	TBD	$t_{RFC}(\text{MIN}) + 10$		$t_{RFC}(\text{MIN}) + 10$		$t_{RFC}(\text{MIN}) + 10$		ns
	Exit self refresh to READ command	t_{XSRD}	TBD	TBD	200		200		200		tck
	Exit self refresh timing reference	t_{XSXR}	TBD	TBD	t_{IS}		t_{IS}		t_{IS}		ps
	ODT turn-on delay	t_{AOND}	TBD	TBD	2	2	2	2	2	2	tck
	ODT turn-on	t_{AON}	TBD	TBD	$t_{AC}(\text{MIN})$	$t_{AC}(\text{MAX}) + 700$	$t_{AC}(\text{MIN})$	$t_{AC}(\text{MAX}) + 1000$	$t_{AC}(\text{MIN})$	$t_{AC}(\text{MAX}) + 1000$	ps
Power-Down	ODT turn-off delay	t_{AOFD}	TBD	TBD	2.5	2.5	2.5	2.5	2.5	2.5	tck
	ODT turn-off	t_{AOF}	TBD	TBD	$t_{AC}(\text{MIN})$	$t_{AC}(\text{MAX}) + 600$	$t_{AC}(\text{MIN})$	$t_{AC}(\text{MAX}) + 600$	$t_{AC}(\text{MIN})$	$t_{AC}(\text{MAX}) + 600$	ps
	ODT turn-on (power-down mode)	t_{AONPD}	TBD	TBD	$t_{AC}(\text{MIN}) + 2000$	$2 \times t_{CK} + t_{AC}(\text{MAX}) + 1000$	$t_{AC}(\text{MIN}) + 2000$	$2 \times t_{CK} + t_{AC}(\text{MAX}) + 1000$	$t_{AC}(\text{MIN}) + 2000$	$2 \times t_{CK} + t_{AC}(\text{MAX}) + 1000$	ps
	ODT turn-off (power-down mode)	t_{AOFPD}	TBD	TBD	$t_{AC}(\text{MIN}) + 2000$	$2.5 \times t_{CK} + t_{AC}(\text{MAX}) + 1000$	$t_{AC}(\text{MIN}) + 2000$	$2.5 \times t_{CK} + t_{AC}(\text{MAX}) + 1000$	$t_{AC}(\text{MIN}) + 2000$	$2.5 \times t_{CK} + t_{AC}(\text{MAX}) + 1000$	ps
	ODT to power-down entry latency	t_{ANPD}	TBD	TBD	3		3		3		tck
Power-Down	ODT power-down exit latency	t_{AXPD}	TBD	TBD	8		8		8		tck
	Exit active power-down to READ command, MR[bit12=0]	t_{XARD}	TBD	TBD	2		2		2		tck
	Exit active power-down to READ command, MR[bit12=1]	t_{XARDS}	TBD	TBD	7 - AL		6 - AL		6 - AL		tck
	A Exit precharge power-down to any non-READ command.	t_{XP}	TBD	TBD	2		2		2		tck
	CKE minimum high/low time	t_{CKE}	TBD	TBD	3		3		3		tck

AC specification is based on MICRON components. Other DRAM manufactures specification may be different.



ORDERING INFORMATION FOR PD4


Part Number	Clock/Data Rate Speed	CAS Latency	t _{RCD}	t _{RP}	Height*
W3HG2128M72EEU806PD4xxG**	400MHz/800Mb/s	6	6	6	30.00mm (1.181")
W3HG2128M72EEU665PD4xxG	333MHz/667Mb/s	5	5	5	30.00mm (1.181")
W3HG2128M72EEU534PD4xxG	266MHz/533Mb/s	4	4	4	30.00mm (1.181")
W3HG2128M72EEU403PD4xxG	200MHz/400Mb/s	3	3	3	30.00mm (1.181")

** Consult factory for availability

NOTES:

- For part numbering interpretation, please see "part numbering guide" on page 10.

PACKAGE DIMENSIONS FOR PD4




* ALL DIMENSIONS ARE IN MILLIMETERS AND (INCHES)

Tolerances: ± 0.13 (0.005) unless otherwise specified



PART NUMBERING GUIDE





Document Title

2GB – 2x128Mx72 DDR2 SDRAM UNBUFFERED, SO-CDIMM w/PLL

DRAM DIE OPTIONS:

- MICRON: B - Die

Revision History

Rev #	History	Release Date	Status
Rev 0	Created	November 2006	Concept
Rev 1	1.0 Moved from concept to advanced	January 2007	Advanced
Rev 2	2.0 Update AC, Icc and Pin Configurations	May 2007	Advanced