

512Kx32 SRAM MODULE, SMD 5962-94611

FEATURES

- Access Times of 15, 17, 20, 25, 35, 45, 55ns
- Packaging
 - 66 pin, PGA Type, 1.075" square, Hermetic Ceramic HIP (Package 400).
 - 68 lead, 40mm Hermetic Low Profile CQFP, 3.5mm (0.140") (Package 502)¹
 - 68 lead, Hermetic CQFP (G2U), 22.4mm (0.880") square (Package 510) 3.56mm (0.140") height.
 - 68 lead, Hermetic CQFP (G2L), 22.4mm (0.880") square, 5.08mm (0.200") high (Package 528).
- Organized as 512Kx32, User Configurable as 1Mx16 or 2Mx8
- Commercial, Industrial and Military Temperature Ranges
- TTL Compatible Inputs and Outputs
- 5 Volt Power Supply
- Low Power CMOS
- Built-in Decoupling Caps and Multiple Ground Pins for Low Noise Operation
- Weight
 - WS512K32N-XH1X - 13 grams typical
 - WS512K32-XG2UX - 8 grams typical
 - WS512K32-XG4TX¹ - 20 grams typical
 - WS512K32-XG2LX - 8 grams typical

* This product is subject to change without notice.

Note 1: Package Not Recommended For New Design

FIGURE 1 – PIN CONFIGURATION FOR WS512K32N-XH1X






FIGURE 2 – PIN CONFIGURATION FOR WS512K32-XG4TX¹

FIGURE 3 – PIN CONFIGURATION FOR WS512K32-XG2UX AND WS512K32-XG2LX


ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Min	Max	Unit
Operating Temperature	T _A	-55	+125	°C
Storage Temperature	T _{STG}	-65	+150	°C
Signal Voltage Relative to GND	V _G	-0.5	V _{CC} +0.5	V
Junction Temperature	T _J		150	°C
Supply Voltage	V _{CC}	-0.5	7.0	V

TRUTH TABLE

CS	OE	WE	Mode	Data I/O	Power
H	X	X	Standby	High Z	Standby
L	L	H	Read	Data Out	Active
L	H	H	Out Disable	High Z	Active
L	X	L	Write	Data In	Active

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Max	Unit
Supply Voltage	V _{CC}	4.5	5.5	V
Input High Voltage	V _{IH}	2.2	V _{CC} + 0.3	V
Input Low Voltage	V _{IL}	-0.5	+0.8	V
Operating Temp (Mil)	T _A	-55	+125	°C

CAPACITANCE

 T_a = +25°C

Parameter	Symbol	Conditions	Max	Unit
OE# capacitance	C _{OE}	V _{IN} = 0 V, f = 1.0 MHz	50	pF
WE ₁₋₄ # capacitance HIP (PGA) CQFP G4T CQFP G2U/G2L	C _{WE}	V _{IN} = 0 V, f = 1.0 MHz	20 50 20	pF
CS ₁₋₄ # capacitance	C _{CS}	V _{IN} = 0 V, f = 1.0 MHz	20	pF
Data I/O capacitance	C _{I/O}	V _{I/O} = 0 V, f = 1.0 MHz	20	pF
Address input capacitance	C _{AD}	V _{IN} = 0 V, f = 1.0 MHz	50	pF

This parameter is guaranteed by design but not tested.

DC CHARACTERISTICS

 V_{CC} = 5.0V, V_{SS} = 0V, -55°C ≤ T_A ≤ +125°C

Parameter	Symbol	Conditions	Min	Max	Units
Input Leakage Current	I _{LI}	V _{CC} = 5.5, V _{IN} = GND to V _{CC}		10	μA
Output Leakage Current	I _{LO}	CS# = V _{IH} , OE# = V _{IH} , V _{OUT} = GND to V _{CC}		10	μA
Operating Supply Current x 32 Mode	I _{CC} x 32	CS# = V _{IL} , OE# = V _{IH} , f = 5MHz, V _{CC} = 5.5		660	mA
Standby Current	I _{SB}	CS# = V _{IH} , OE# = V _{IH} , f = 5MHz, V _{CC} = 5.5		80	mA
Output Low Voltage	V _{OL}	I _{OL} = 6mA for 15 - 35ns, I _{OL} = 2.1mA for 45 - 55ns, V _{CC} = 4.5		0.4	V
Output High Voltage	V _{OH}	I _{OH} = -4.0mA for 15 - 35ns, I _{OH} = -1.0mA for 45 - 55ns, V _{CC} = 4.5	2.4		V

 NOTE: DC test conditions: V_{IH} = V_{CC} - 0.3V, V_{IL} = 0.3V

DATA RETENTION CHARACTERISTICS

 (T_a = -55°C to +125°C)

Parameter	Symbol	Conditions	Min	Max	Units
Data Retention Supply Voltage	V _{DR}	CS ≥ V _{CC} - 0.2V	2.0	5.5	V
Data Retention Current	I _{CCDR1}	V _{CC} = 3V		28	mA
Low Power Data Retention Current (WS512K32L-XXX)	I _{CCDR2}	V _{CC} = 3V		16	mA

AC CHARACTERISTICS
 $V_{CC} = 5.0V, V_{SS} = 0V, -55^{\circ}C \leq T_A \leq +125^{\circ}C$

Parameter Read Cycle	Symbol	-15		-17		-20		-25		-35		-45		-55		Units
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Read Cycle Time	t _{RC}	15		17		20		25		35		45		55		ns
Address Access Time	t _{AA}		15		17		20		25		35		45		55	ns
Output Hold from Address Change	t _{OH}	0		0		0		0		0		0		0		ns
Chip Select Access Time	t _{ACS}		15		17		20		25		35		45		55	ns
Output Enable to Output Valid	t _{OE}		8		9		10		12		25		25		25	ns
Chip Select to Output in Low Z	t _{CLZ} ¹	2		2		2		2		4		4		4		ns
Output Enable to Output in Low Z	t _{OLZ} ¹	0		0		0		0		0		0		0		ns
Chip Disable to Output in High Z	t _{CHZ} ¹		12		12		12		12		15		20		20	ns
Output Disable to Output in High Z	t _{OHZ} ¹		12		12		12		12		15		20		20	ns

1. This parameter is guaranteed by design but not tested.

AC CHARACTERISTICS
 $V_{CC} = 5.0V, V_{SS} = 0V, -55^{\circ}C \leq T_A \leq +125^{\circ}C$

Parameter Write Cycle	Symbol	-15		-17		-20		-25		-35		-45		-55		Units
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Write Cycle Time	t _{WC}	15		17		20		25		35		45		55		ns
Chip Select to End of Write	t _{CW}	13		15		15		17		25		35		50		ns
Address Valid to End of Write	t _{AW}	13		15		15		17		25		35		50		ns
Data Valid to End of Write	t _{DW}	10		11		12		13		20		25		25		ns
Write Pulse Width	t _{WP}	13		15		15		17		25		35		40		ns
Address Setup Time	t _{AS}	2		2		2		2		2		2		2		ns
Address Hold Time	t _{AH}	0		0		0		0		0		5		5		ns
Output Active from End of Write	t _{OW} ¹	2		2		3		4		4		5		5		ns
Write Enable to Output in High Z	t _{WHZ} ¹		8		9		11		13		15		20		20	ns
Data Hold Time	t _{DH}	0		0		0		0		0		0		0		ns

1. This parameter is guaranteed by design but not tested.

 2. The Address Setup Time of minimum 2ns is for the G2U, G1U and H1 packages. t_{AS} minimum for the G4T package is 0ns.









FIGURE. 4 – AC TEST CIRCUIT


FIGURE 5 – TIMING WAVEFORM - READ CYCLE

FIGURE 6 – WRITE CYCLE - WE# CONTROLLED

FIGURE 7 – WRITE CYCLE - CS# CONTROLLED


PACKAGE 400: 66 PIN, PGA TYPE, CERAMIC HEX-IN-LINE PACKAGE, HIP (H1)

PACKAGE 502: 68 LEAD, CERAMIC QUAD FLAT PACK, LOW PROFILE CQFP (G4T)¹


PACKAGE 510: 68 LEAD, CERAMIC QUAD FLAT PACK, CQFP (G2U)

PACKAGE 528: 68 LEAD, CERAMIC QUAD FLAT PACK, CQFP (G2L)




ORDERING INFORMATION

W S 512K 32 X - XXX X X X

MICROSEMI CORPORATION _____

SRAM _____

ORGANIZATION, 512Kx32 _____

User configurable as 1Mx16 or 2Mx8

IMPROVEMENT MARK: _____

Blank = Standard Power

N = No Connect at pin 21 and 39 in HIP for Upgrades

L = Low Power Data Retention

ACCESS TIME (ns) _____

PACKAGE TYPE: _____

H1 = Ceramic Hex-In-line Package, HIP (Package 400)

G2U = 22.4mm Ceramic Quad Flat Pack, CQFP (Package 510)

G2L = 22.4mm Ceramic Quad Flat Pack, CQFP (Package 528)

G4T* = 40mm Low Profile CQFP (Package 502)

DEVICE GRADE: _____

Q = Military Grade**

M = Military Screened -55°C to +125°C

I = Industrial -40°C to 85°C

C = Commercial 0°C to +70°C

LEAD FINISH: _____

Blank = Gold plated leads

A = Solder dip leads

* Package Not Recommended For New Design

** This product is processed the same as the 5962-XXXXXHXX product but all test and mechanical requirements are per the Microsemi data sheet.

DEVICE TYPE	SPEED	PACKAGE	SMD NO.
512K x 32 SRAM Module	55ns	66 pin HIP (H1)	5962-94611 05HTX
512K x 32 SRAM Module	45ns	66 pin HIP (H1)	5962-94611 06HTX
512K x 32 SRAM Module	35ns	66 pin HIP (H1)	5962-94611 07HTX
512K x 32 SRAM Module	25ns	66 pin HIP (H1)	5962-94611 08HTX
512K x 32 SRAM Module	20ns	66 pin HIP (H1)	5962-94611 09HTX
512K x 32 SRAM Module	17ns	66 pin HIP (H1)	5962-94611 10HTX
512K x 32 SRAM Module	15ns	66 pin HIP (H1)	5962-94611 19HTX
512K x 32 SRAM Module	55ns	68 lead CQFP Low Profile (G4T) ¹	5962-94611 05HYX
512K x 32 SRAM Module	45ns	68 lead CQFP Low Profile (G4T) ¹	5962-94611 06HYX
512K x 32 SRAM Module	35ns	68 lead CQFP Low Profile (G4T) ¹	5962-94611 07HYX
512K x 32 SRAM Module	25ns	68 lead CQFP Low Profile (G4T) ¹	5962-94611 08HYX
512K x 32 SRAM Module	20ns	68 lead CQFP Low Profile (G4T) ¹	5962-94611 09HYX
512K x 32 SRAM Module	17ns	68 lead CQFP Low Profile (G4T) ¹	5962-94611 10HYX
512K x 32 SRAM Module	55ns	68 lead CQFP (G2U)	5962-94611 05HMX
512K x 32 SRAM Module	45ns	68 lead CQFP (G2U)	5962-94611 06HMX
512K x 32 SRAM Module	35ns	68 lead CQFP (G2U)	5962-94611 07HMX
512K x 32 SRAM Module	25ns	68 lead CQFP (G2U)	5962-94611 08HMX
512K x 32 SRAM Module	20ns	68 lead CQFP (G2U)	5962-94611 09HMX
512K x 32 SRAM Module	17ns	68 lead CQFP (G2U)	5962-94611 10HMX
512K x 32 SRAM Module	15ns	66 pin HIP (H1)	5962-94611 19HMX
512K x 32 SRAM Module	55ns	68 lead CQFP (G2L)	5962-94611 05HAX
512K x 32 SRAM Module	45ns	68 lead CQFP (G2L)	5962-94611 06HAX
512K x 32 SRAM Module	35ns	68 lead CQFP (G2L)	5962-94611 07HAX
512K x 32 SRAM Module	25ns	68 lead CQFP (G2L)	5962-94611 08HAX
512K x 32 SRAM Module	20ns	68 lead CQFP (G2L)	5962-94611 09HAX
512K x 32 SRAM Module	17ns	68 lead CQFP (G2L)	5962-94611 10HAX
512K x 32 SRAM Module	15ns	66 pin HIP (H1)	5962-94611 19HAX

Note 1: Package Not Recommended For New Design

Document Title

512K x 32 SRAM Multi-Chip Package

Revision History

Rev #	History	Release Date	Status
Rev 0	Initial	October 1996	Preliminary
Rev 1	Change (Pg. 1, 3) 1.1 Change Operation Supply Current from 520mA To 540mA 1.2 Change Data Retention Current from 12mA to 28mA.	September 2002	Advanced
	Change (Pg. 1, 2, 8, 10, 11) 1.1 Delete G2 Package	November 1997	Preliminary
	Change (Pg. 1, 9) 1.1 Add SMD Case Outline M for G2T	February 1998	Preliminary
	Change (Pg. 1, 3, 8) 1.1 Remove Low Capacitance package option	April 1998	Preliminary
	Change (Pg. 1, 6, 8) 1.1 Add H1 package	December 1998	Preliminary
	Change (Pg. 1, 4, 6, 9, 10) 1.1 Remove H2 package 1.2 Change logo to WEDC logo	March 1999	Preliminary
Rev 2	Change (Pg. 1, 3, 4, 8) 2.1 Change status from Preliminary to Final 2.2 Make package descriptions consistent 2.3 Add 15ns as available in Commercial and Industrial Temperatures only.	May 1999	Final
Rev 4	Change (Pg. 1, 3) 4.1 Change Standby Current (I _{sb}) from 60mA to 80mA Maximum	June 1999	Final
Rev 5	Change (Pg. 1, 2, 3, 4, 7, 8) 5.1 Add G1U package	November 1999	Final
Rev 6	Change (Pg. 1, 8) 6.1 Change G1U lead foot length from 0.64mm to 0.84mm Ref	February 2000	Final
Rev 7	Change (Pg. 1, 3, 9) 7.1 Change Operating Supply Current from 540mA to 660mA Maximum 7.2 Add Low Power Data Retention Current of 16mA to Data Retention Characteristics table 7.3 Add Low Power Data Retention (L) option to Ordering Information	October 2000	Final
Rev 8	Change (Pg. 1, 2, 6, 7, 9, 10) 8.1 Change G2T and G4T package status to Not Recommended For New Design	October 2001	Final
Rev 9	Change (Pg. 1, 2, 3, 8, 9, 10) 9.1 Add G1T package 9.2 Remove 'Hi-Reliability Product' Title	November 2001	Final
Rev 10	Change (Pg. 1, 2, 3, 4, 7, 8, 9, 10, 11) 10.1 Remove G2T package 10.2 Add G2U package 10.3 Remove 'Package to be Developed' note for G4T	August 2002	Final
Rev 11	Change (Pg. 1,2,4,8,10,11,13) 11.1 Change G1U package status to Not Recommended For New Designs	February 2002	Final
Rev 12	Change (Pg. 1,2,3,7,8,10,11,13) 12.1 Add G2L package	May 2003	Final
Rev 13	Change (Pg. 1,2,3,7,8,10,11,13) 13.1 Remove all reference to G1U package 13.2 Remove all reference to G1T package	December 2003	Final

Document Title

512K x 32 SRAM Multi-Chip Package

Revision History

Rev #	History	Release Date	Status
Rev 14	Change (Pg. 1,3,11) 14.1 Change I _{OL} to 6mA for 15-35 ns	May 2004	Final
Rev 15	Change (Pg. 1,4,11) 15.1 Add 15ns for Military Temperature	November 2004	Final
Rev 16	Change (Pg. 1, 6, 11) 16.1 Correct thickness to 0.181"per PCN#140A00143	March 2006	Final
Rev 17	Change (Pg. 1, 2, 11) 17.1 Correct pinout of G4T 17.2 Correct G2L foot length	May 2006	Final
Rev 18	Change (Pg. 6) 18.1 Change drawing on HIP to generic square drawing	November 2010	Final
Rev 19	Change (Pg. 8) 19.1 Swap positions with 'Access Time' and 'Improvement Mark' in the 'Ordering Information' chart	September 2011	Final
Rev 20	Change (Pg. 8) 20.1 Changed Device Grade "Q" description from "MIL-STD-883 Compliant" to "MIL-PRF-38534 Class H Compliant."	May 2014	Final
Rev 21	Change (Pg. 8) 21.1 Changed Device Grade "Q" description from "MIL-PRF-38534 Class H Compliant." to "Military Grade."	August 2014	Final
Rev 22	Change (Pg. 7) (ECN 9936) 22.1 Update package 510 dimensions	April 2016	Final