

1GB – 128Mx72 DDR2 SDRAM RDIMM, VLP, w/PLL

FEATURES

- Registered VLP (very low profile) 240-pin, dual in-line memory module
- Fast data transfer rates: PC2-6400*, PC2-5300, PC2-4300 and PC2-3200
- Utilizes 800*, 667, 533 and 400 Mb/s DDR2 SDRAM components
- $V_{CC} = V_{CCQ} = 1.8V$
- $V_{CCSPD} = 1.7V$ to $3.6V$
- JEDEC standard 1.8V I/O (SSTL_18-compatible)
- Differential data strobe (DQS, DQS#) option
- Four-bit prefetch architecture
- Multiple internal device banks for concurrent operation
- Programmable CAS# latency (CL): 3, 4, 5 and 6*
- Adjustable data-output drive strength
- On-die termination (ODT)
- Posted CAS# additive latency: (AL)
- Serial Presence Detect (SPD) with EEPROM
- Auto & self refresh (64ms: 8,192 cycle refresh)
- Gold edge contacts
- Single Rank
- RoHS compliant
- Package option
 - 240 Pin RDIMM (VLP)
 - PCB – 18.29mm (0.720") TYP

DESCRIPTION

The W3HG128M72AER is a 128Mx72 Double Data Rate DDR2 SDRAM high density module. This memory module consists of eighteen 128Mx4 bit with 4 banks DDR2 Synchronous DRAMs in FBGA packages, mounted on a VLP 240-pin RDIMM FR4 substrate.

* This product is under development, is not qualified or characterized and is subject to change or cancellation without notice.


NOTE: Consult factory for availability of:

- Vendor source control options
- Industrial temperature option

OPERATING FREQUENCIES

	PC2-3200	PC2-4300	PC2-5300	PC2-6400*
Clock Speed	200MHz	266MHz	333MHz	400MHz
CL-t _{RC} D-t _{RP}	3-3-3	4-4-4	5-5-5	6-6-6

* Consult factory for availability



PIN CONFIGURATION


Pin No.	Symbol	Pin No.	Symbol	Pin No.	Symbol	Pin No.	Symbol
1	VREF	61	A4	121	VSS	181	VCCQ
2	VSS	62	VCCQ	122	DQ4	182	A3
3	DQ0	63	A2	123	DQ5	183	A1
4	DQ1	64	VCC	124	VSS	184	VCC
5	VSS	65	VSS	125	DQS9	185	CK0
6	DQS0#	66	VSS	126	DQS9#	186	CK0#
7	DQS0	67	VCC	127	VSS	187	VCC
8	VSS	68	NC	128	DQ6	188	A0
9	DQ2	69	VCC	129	DQ7	189	VCC
10	DQ3	70	A10/AP	130	VSS	190	BA1
11	VSS	71	BA0	131	DQ12	191	VCCQ
12	DQ8	72	VCCQ	132	DQ13	192	RAS#
13	DQ9	73	WE#	133	VSS	193	S0#
14	VSS	74	CAS#	134	DQS10	194	VCC
15	DQS1#	75	VCCQ	135	DQS10#	195	ODT0
16	DQS1	76	NC	136	VSS	196	A13
17	VSS	77	NC	137	NC	197	VCC
18	RESET#	78	VCCQ	138	NC	198	VSS
19	NC	79	VSS	139	VSS	199	DQ36
20	VSS	80	DQ32	140	DQ14	200	DQ37
21	DQ10	81	DQ33	141	DQ15	201	VSS
22	DQ11	82	VSS	142	VSS	202	DQS13
23	VSS	83	DQS4#	143	DQ20	203	DQS13#
24	DQ16	84	DQS4	144	DQ21	204	VSS
25	DQ17	85	VSS	145	VSS	205	DQ38
26	VSS	86	DQ34	146	DQS11	206	DQ39
27	DQS2#	87	DQ35	147	DQS11#	207	VSS
28	DQS2	88	VSS	148	VSS	208	DQ44
29	VSS	89	DQ40	149	DQ22	209	DQ45
30	DQ18	90	DQ41	150	DQ23	210	VSS
31	DQ19	91	VSS	151	VSS	211	14
32	VSS	92	DQS5#	152	DQ28	212	DQS14#
33	DQ24	93	DQS5	153	DQ29	213	VSS
34	DQ25	94	VSS	154	VSS	214	DQ46
35	VSS	95	DQ42	155	DQS12	215	DQ47
36	DQS3#	96	DQ43	156	DQS12#	216	VSS
37	DQS3	97	VSS	157	VSS	217	DQ52
38	VSS	98	DQ48	158	DQ30	218	DQ53
39	DQ26	99	DQ49	159	DQ31	219	VSS
40	DQ27	100	VSS	160	VSS	220	NC
41	VSS	101	SA2	161	CB4	221	NC
42	CB0	102	NC	162	CB5	222	VSS
43	CB1	103	VSS	163	VSS	223	DQS15
44	VSS	104	DQS6#	164	DQS17	224	DQS15#
45	DQS8#	105	DQS6	165	DQS17#	225	VSS
46	DQS8	106	VSS	166	VSS	226	DQ54
47	VSS	107	DQ50	167	CB6	227	DQ55
48	CB2	108	DQ51	168	CB7	228	VSS
49	CB3	109	VSS	169	VSS	229	DQ60
50	VSS	110	DQ56	170	VCCQ	230	DQ61
51	VCCQ	111	DQ57	171	NC	231	VSS
52	CKE0	112	VSS	172	VCC	232	DQS16
53	VCC	113	DQS7#	173	NC	233	DQS16#
54	NC	114	DQS7	174	NC	234	VSS
55	NC	115	VSS	175	VCCQ	235	DQ62
56	VCCQ	116	DQ58	176	A12	236	DQ63
57	A11	117	DQ59	177	A9	237	VSS
58	A7	118	VSS	178	VCC	238	VCCSPD
59	VCC	119	SDA	179	A8	239	SA0
60	A5	120	SCL	180	A6	240	SA1

PIN NAMES

Pin Name	Function
CK0,CK0#	Clock Inputs
CKE0	Clock Enable
DQ0-DQ63	Data Input/Output
CB0-CB7	Check Bits
RAS#	Row Address Strobe
CAS#	Column Address Strobe
WE#	Write Enable
S0#	Chip Select
A0-A13	Address Inputs
BA0,BA1	Bank Address Inputs
ODT0	On-die termination control
SCL	SPD Clock Input
SDA	SPD Data Input/Output
SA0-SA2	SPD address
DQS0-DQS17	Data strobes
DQS0#-DQS17#	Data strobes complement
Vcc, Vccq	Core and I/O Power
Vss	Ground
VREF	Input/Output Reference
VCCSPD	SPD Power
NC	No connect
RESET#	Reset Input



FUNCTIONAL BLOCK DIAGRAM



NOTE: All resistor values are 22 ohms unless otherwise specified.



DC OPERATING CONDITIONS

All voltages referenced to V_{SS}

Parameter	Symbol	Min	Typical	Max	Unit	Notes
Supply Voltage	V _{CC}	1.7	1.8	1.9	V	3
I/O Reference Voltage	V _{REF}	0.49 x V _{CC}	0.50 x V _{CC}	0.51 x V _{CC}	V	1
I/O Termination Voltage	V _{TT}	V _{REF} -0.04	V _{REF}	V _{REF} +0.04	V	2
SPD Supply Voltage	V _{CCSPD}	1.7	-	3.6	V	

Notes:

- V_{REF} is expected to equal V_{CC/2} of the transmitting device and to track variations in the DC level of the same. Peak-to-peak noise on V_{REF} may not exceed +/-1 percent of the DC value. Peak-to-peak AC noise on V_{REF} may not exceed +/-2 percent of V_{REF}. This measurement is to be taken at the nearest V_{REF} bypass capacitor.
- V_{TT} is not applied directly to the device. V_{TT} is a system supply for signal termination resistors, is expected to be set equal to V_{REF} and must track variations in the DC level of V_{REF}.
- V_{CCQ} of all IC's are tied to V_{CC}.

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Min	Max	Units	
V _{CC}	Voltage on V _{CC} pin relative to V _{SS}	-0.5	2.3	V	
V _{IN} , V _{OUT}	Voltage on any pin relative to V _{SS}	-0.5	2.3	V	
T _{STG}	Storage Temperature	-55	100	°C	
I _L	Input leakage current; Any input 0V < V _{IN} < V _{CC} ; V _{REF} input 0V, V _{IN} , 0.95V; Other pins not under test = 0V	Command/Address, RAS#, CAS#, WE#,	-10	10	μA
		CK, CK#	-10	10	μA
I _{oz}	Output leakage current; 0V < V _{IN} < V _{CC} ; DQs and ODT are disable	DQ, DQS, DQS#	-10	10	μA
I _{VREF}	V _{REF} leakage current; V _{REF} = Valid V _{REF} level		-46	46	μA



OPERATING TEMPERATURE CONDITION

Parameter	Symbol	Rating	Units	Notes
Operating Case Temperature (Commercial)	TOPER	0 to +85°C	°C	1, 2

- NOTE:
1. Operation temperature is the case surface temperature on the center/top side of the DRAM. For the measurement conditions, please refer to JEDEC JESD51.2
 2. At 0 - 85°C, operation temperature range, all DRAM specification will be supported.

INPUT DC LOGIC LEVEL

All voltages referenced to V_{SS}

Parameter	Symbol	Min	Max	Unit
Input High (Logic 1) Voltage	V _{IH} (DC)	V _{REF} + 0.125	V _{CC} + 0.300	V
Input High (Logic 0) Voltage	V _{IL} (DC)	-0.300	V _{REF} - 0.125	V

INPUT AC LOGIC LEVEL

All voltages referenced to V_{SS}

Parameter	Symbol	Min	Max	Unit
AC Input High (Logic 1) Voltage DDR2-400 & DDR2-533	V _{IH} (AC)	V _{REF} + 0.250	-	V
AC Input High (Logic 1) Voltage DDR2-667	V _{IH} (AC)	V _{REF} + 0.200	-	V
AC Input High (Logic 0) Voltage DDR2-400 & DDR2-533	V _{IL} (AC)	-	V _{REF} - 0.250	V
AC Input High (Logic 0) Voltage DDR2-667	V _{IL} (AC)	-	V _{REF} - 0.200	V



DDR2 I_{CC} SPECIFICATIONS AND CONDITIONS

Includes DDR2 SDRAM components only

Symbol	Proposed Conditions	806	665	534	403	Units	
I _{CC0}	Operating one bank active-precharge current; t _{CK} = t _{CK} (I _{CC}), t _{RC} = t _{RC} (I _{CC}), t _{RAS} = t _{RASmin} (I _{CC}); CE is HIGH, CS# is HIGH between valid commands; Address bus inputs are SWITCHING; Data bus inputs are SWITCHING	TDB	1,278	1,170	1,098	mA	
I _{CC1}	Operating one bank active-read-precharge current; I _{OUT} = 0mA; BL = 4, CL = CL(I _{CC}), AL = 0; t _{CK} = t _{CK} (I _{CC}), t _{RC} = t _{RC} (I _{CC}), t _{RAS} = t _{RASmin} (I _{CC}), t _{RCD} = t _{RCD} (I _{CC}); CE is HIGH, CS# is HIGH between valid commands; Address bus inputs are SWITCHING; Data pattern is same as I _{DAD6W}	TDB	1,530	1,350	1,260	mA	
I _{CC2P}	Precharge power-down current; All banks idle; t _{CK} = t _{CK} (I _{CC}); CE is LOW; Other control and address bus inputs are STABLE; Data bus inputs are FLOATING	TDB	126	126	126	mA	
I _{CC2Q}	Precharge quiet standby current; All banks idle; t _{CK} = t _{CK} (I _{CC}); CE is HIGH, CS# is HIGH; Other control and address bus inputs are STABLE; Data bus inputs are FLOATING	TDB	720	630	576	mA	
I _{CC2N}	Precharge standby current; All banks idle; t _{CK} = t _{CK} (I _{CC}); CE is HIGH, CS# is HIGH; Other control and address bus inputs are SWITCHING; Data bus inputs are SWITCHING	TDB	810	684	612	mA	
I _{CC3P}	Active power-down current; All banks open; t _{CK} = t _{CK} (I _{CC}); CE is LOW; Other control and address bus inputs are STABLE; Data bus inputs are FLOATING	Fast PDN Exit MRS(12) = 0	TDB	594	504	432	mA
		Slow PDN Exit MRS(12) = 1	TDB	162	162	162	mA
I _{CC3N}	Active standby current; All banks open; t _{CK} = t _{CK} (I _{CC}), t _{RAS} = t _{RASmax} (I _{CC}), t _{RP} = t _{RP} (I _{CC}); CE is HIGH, CS# is HIGH between valid commands; Other control and address bus inputs are SWITCHING; Data bus inputs are SWITCHING	TDB	900	774	702	mA	
I _{CC4W}	Operating burst write current; All banks open, Continuous burst writes; BL = 4, CL = CL(I _{CC}), AL = 0; t _{CK} = t _{CK} (I _{CC}), t _{RAS} = t _{RASmax} (I _{CC}), t _{RP} = t _{RP} (I _{CC}); CE is HIGH, CS# is HIGH between valid commands; Address bus inputs are SWITCHING; Data bus inputs are SWITCHING	TDB	2,340	1,980	1,710	mA	
I _{CC4R}	Operating burst read current; All banks open, Continuous burst reads, I _{OUT} = 0mA; BL = 4, CL = CL(I _{CC}), AL = 0; t _{CK} = t _{CK} (I _{CC}), t _{RAS} = t _{RASmax} (I _{CC}), t _{RP} = t _{RP} (I _{CC}); CE is HIGH, CS# is HIGH between valid commands; Address bus inputs are SWITCHING; Data pattern is same as I _{DAD6W}	TDB	2,340	1,980	1,710	mA	
I _{CC5B}	Burst auto refresh current; t _{CK} = t _{CK} (I _{CC}); Refresh command at every t _{RFC} (I _{CC}) interval; CE is HIGH, CS# is HIGH between valid commands; Other control and address bus inputs are SWITCHING; Data bus inputs are SWITCHING	TDB	2,520	2,340	2,250	mA	
I _{CC6}	Self refresh current; CK and CK# at 0V; CE 0.2V; Other control and address bus inputs are FLOATING; Data bus inputs are FLOATING	TDB	126	126	126	mA	
I _{CC7}	Operating bank interleave read current; All bank interleaving reads, I _{OUT} = 0mA; BL = 4, CL = CL(I _{CC}), AL = t _{RCD} (I _{CC}) - 1 * t _{CK} (I _{CC}); t _{CK} = t _{CK} (I _{CC}), t _{RC} = t _{RC} (I _{CC}), t _{RRD} = t _{RRD} (I _{CC}), t _{RCD} = 1 * t _{CK} (I _{CC}); CE is HIGH, CS# is HIGH between valid commands; Address bus inputs are STABLE during DESELECTs; Data pattern is same as I _{DAD6R} ; Refer to the following page for detailed timing conditions	TDB	2,736	2,610	2,538	mA	

Note: I_{CC} specification is based on QIMONDA components. Other DRAM Manufacturers specification may be different.




DDR2 SDRAM COMPONENT AC TIMING PARAMETERS & SPECIFICATIONS

AC CHARACTERISTICS			SYMBOL	806		665		534		403		UNIT
PARAMETER				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
Clock	Clock cycle time	CL = 6	t _{CK (6)}	TBD	TBD							ps
		CL = 5	t _{CK (5)}	TBD	TBD	3,000	8,000	3,750	8,000	5,000	8,000	ps
		CL = 4	t _{CK (4)}	TBD	TBD	3,750	8,000	3,750	8,000	5,000	8,000	ps
		CL = 3	t _{CK (3)}	TBD	TBD	5,000	8,000	5,000	8,000	5,000	8,000	ps
	CK high-level width		t _{CH}	TBD	TBD	0.45	0.55	0.45	0.55	0.45	0.55	t _{CK}
	CK low-level width		t _{CL}	TBD	TBD	0.45	0.55	0.45	0.55	0.45	0.55	t _{CK}
Half clock period		t _{HP}	TBD	TBD	MIN (t _{CH} , t _{CL})		MIN (t _{CH} , t _{CL})		MIN (t _{CH} , t _{CL})		ps	
Data	DQ output access time from CK/CK#		t _{AC}	TBD	TBD	-450	+450	-500	+500	-600	+600	ps
	Data-out high-impedance window from CK/CK#		t _{HZ}	TBD	TBD		t _{AC} MAX		t _{AC} MAX		t _{AC} MAX	ps
	Data-out low-impedance window from CK/CK#		t _{LZ}	TBD	TBD	2x t _{AC} MIN	t _{AC} MAX	t _{AC} MIN	t _{AC} MAX	t _{AC} MIN	t _{AC} MAX	ps
	DQ and DM input setup time relative to DQS		t _{DS}	TBD	TBD	100		100		150		ps
	DQ and DM input hold time relative to DQS		t _{DH}	TBD	TBD	175		225		275		ps
	A DQ and DM input pulse width (for each input)		t _{DLPW}	TBD	TBD	0.35		0.35		0.35		t _{CK}
	Data hold skew factor		t _{QHS}	TBD	TBD		340		400		450	ps
	DQ - DQS hold, DQS to first DQ to go nonvalid, per access		t _{QH}	TBD	TBD	t _{HP} - t _{QHS}		t _{HP} - t _{QHS}		t _{HP} - t _{QHS}		ps
	Data valid output window (DVW)		t _{DVW}	TBD	TBD	t _{QH} - t _{DQSQ}		t _{QH} - t _{DQSQ}		t _{QH} - t _{DQSQ}		ns
Data Strobe	DQS input high pulse width		t _{DQSH}	TBD	TBD	0.35		0.35		0.35		t _{CK}
	DQS input low pulse width		t _{DQSL}	TBD	TBD	0.35		0.35		0.35		t _{CK}
	DQS output access time from CK/CK#		t _{DQSQCK}	TBD	TBD	-400	+400	-450	+450	-500	+500	ps
	DQS falling edge to CK rising - setup time		t _{DSS}	TBD	TBD	0.2		0.2		0.2		t _{CK}
	DQS falling edge from CK rising - hold time		t _{DSH}	TBD	TBD	0.2		0.2		0.2		t _{CK}
	DQS - DQ skew, DQS to last DQ valid, per group, per access		t _{DQSQ}	TBD	TBD		240		300		350	ps
	DQS read preamble		t _{RPRE}	TBD	TBD	0.9	1.1	0.9	1.1	0.9	1.1	t _{CK}
	DQS read postamble		t _{RPST}	TBD	TBD	0.4	0.6	0.4	0.6	0.4	0.6	t _{CK}
	DQS write preamble		t _{WPRE}	TBD	TBD	0.35		0.25		0.25		t _{CK}
	DQS write postamble		t _{WPST}	TBD	TBD	0.4	0.6	0.4	0.6	0.4	0.6	t _{CK}
Write command to first DQS latching transition		t _{DQSS}	TBD	TBD	WL - 0.25	WL + 0.25	WL - 0.25	WL + 0.25	WL - 0.25	WL + 0.25	t _{CK}	

Continued on next page

Note: AC specification is based on QIMONDA components. Other DRAM manufactures specification may be different



DDR2 SDRAM COMPONENT AC TIMING PARAMETERS & SPECIFICATIONS (cont'd)

AC CHARACTERISTICS		SYMBOL	806		665		534		403		UNIT
PARAMETER			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
Command and Address	Address and control input pulse width for each input	tIPW	TBD	TBD	0.6		0.6		0.6		tck
	Address and control input setup time	tIS	TBD	TBD	200		250		350		ps
	Address and control input hold time	tIH	TBD	TBD	275		375		475		ps
	CAS# to CAS# command delay	tCCD	TBD	TBD	2		2		2		tck
	ACTIVE to ACTIVE (same bank) command	trc	TBD	TBD	60		60		55		ns
	ACTIVE bank a to ACTIVE bank b command	trRD	TBD	TBD	7.5		7.5		7.5		ns
	ACTIVE to READ or WRITE delay	trCD	TBD	TBD	15		15		15		ns
	ACTIVE to PRECHARGE command	trAS	TBD	TBD	45	70,000	45	70,000	40	70,000	ns
	Internal READ to precharge command delay	trTP	TBD	TBD	7.5		7.5		7.5		ns
	6 Write recovery time	tWR	TBD	TBD	15		15		15		ns
	Auto precharge write recovery + precharge time	tDAL	TBD	TBD	tWR + trP		tWR + trP		tWR + trP		ns
	Internal WRITE to READ command delay	tWTR	TBD	TBD	7.5		7.5		10		ns
	PRECHARGE command period	trP	TBD	TBD	15		15		15		ns
	LOAD MODE command cycle time	tMRD	TBD	TBD	2		2		2		tck
	OCD Drive mode delay	toIt	TBD	TBD	0		0	12	0	12	ns
CKE low to CK,CK# uncertainty	tDELAY	TBD	TBD	tIS + tCK + tIH		tIS + tCK + tIH		tIS + tCK + tIH		ns	
Refresh	REFRESH to REFRESH command interval	trFC	TBD	TBD	105		105	70,000	105	70,000	ns
	Average periodic refresh interval	trEF	TBD	TBD		7.8		7.8		7.8	μs
Self Refresh	Exit self refresh to non-READ command	tXSNR	TBD	TBD	trFC + 10		trFC + 10		trFC + 10		ns
	Exit self refresh to READ command	tXSRD	TBD	TBD	200		200		200		tck
	Exit self refresh timing reference	tLSXR	TBD	TBD			250		350		ps

Continued on next page

Note: AC specification is based on QIMONDA components. Other DRAM manufactures specification may be different



DDR2 SDRAM COMPONENT AC TIMING PARAMETERS & SPECIFICATIONS (cont'd)

	AC CHARACTERISTICS		806		665		534		403		UNIT
	PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
ODT	ODT turn-on delay	t _{AO} ND	TBD	TBD	2	2	2	2	2	2	t _{CK}
	ODT turn-on	t _{AO} N	TBD	TBD	t _{AC} (MIN)	t _{AC} (MAX) + 700	t _{AC} (MIN)	t _{AC} (MAX) + 1000	t _{AC} (MIN)	t _{AC} (MAX) + 1000	ps
	ODT turn-off delay	t _{AO} FD	TBD	TBD	2.5	2.5	2.5	2.5	2.5	2.5	t _{CK}
	ODT turn-off	t _{AO} F	TBD	TBD	t _{AC} (MIN)	t _{AC} (MAX) + 600	t _{AC} (MIN)	t _{AC} (MAX) + 600	t _{AC} (MIN)	t _{AC} (MAX) + 600	ps
	ODT turn-on (power-down mode)	t _{AO} NPD	TBD	TBD	t _{AC} (MIN) + 2,000		t _{AC} (MIN) + 2,000	2 x t _{CK} + t _{AC} (MAX) + 1,000	t _{AC} (MIN) + 2,000	2 x t _{CK} + t _{AC} (MAX) + 1,000	ps
	ODT turn-off (power-down mode)	t _{AO} FPD	TBD	TBD	t _{AC} (MIN) + 2,000	2.5 x t _{CK} + t _{AC} (MAX) + 1,000	t _{AC} (MIN) + 2,000	2.5 x t _{CK} + t _{AC} (MAX) + 1000	t _{AC} (MIN) + 2,000	2.5 x t _{CK} + t _{AC} (MAX) + 1,000	ps
	ODT to power-down entry latency	t _{AN} PD	TBD	TBD	3		3		3		t _{CK}
	ODT power-down exit latency	t _{AX} PD	TBD	TBD	8		8		8		t _{CK}
	Power-Down	Exit active power-down to READ command, MR[bit12=0]	t _X ARD	TBD	TBD	2		2		2	
Exit active power-down to READ command, MR[bit12=1]		t _X ARDS	TBD	TBD	7 - AL		6 - AL		6 - AL		t _{CK}
A Exit precharge power-down to any non-READ command.		t _X P	TBD	TBD	2		2		2		t _{CK}
CKE minimum high/low time		t _{CKE}	TBD	TBD	3		3		3		t _{CK}

Note: AC specification is based on QIMONDA components. Other DRAM manufactures specification may be different




ORDERING INFORMATION FOR AD6

Part Number	Speed/Data Rate	CAS Latency	t _{RCD}	t _{RP}	Height*
W3HG128M72AER806AD6xxG	400MHz/800Mb/s	6	6	6	18.29mm (0.72") TYP
W3HG128M72AER665AD6xxG	333MHz/667Mb/s	5	5	5	18.29mm (0.72") TYP
W3HG128M72AER534AD6xxG	266MHz/533Mb/s	4	4	4	18.29mm (0.72") TYP
W3HG128M72AER403AD6xxG	200MHz/400Mb/s	3	3	3	18.29mm (0.72") TYP

NOTES:

- For part numbering interpretation, please see "part numbering guide" on page 11.

PACKAGE DIMENSIONS FOR AD6



* ALL DIMENSIONS ARE IN MILLIMETERS AND (INCHES)



PART NUMBERING GUIDE

W 3 H G 128M 72 A E R xxx AD6 x x G

WEDC

MEMORY (SDRAM)

DDR 2

GOLD

DEPTH

BUS WIDTH

COMPONENT WIDTH x4

1.8V

REGISTERED

SPEED (Mb/s)


PACKAGE 240 PIN (.72) RDIMM VLP

INDUSTRIAL TEMP OPTION
(For commercial leave "blank"
for industrial add "I")

COMPONENT VENDOR NAME
(G = Qimonda)

Note: Consult factory for other vendor options

G = RoHS COMPLIANT



Document Title

1GB – 128Mx72 DDR2 SDRAM RDIMM VLP, w/PLL

DRAM DIE OPTIONS:

- QIMONDA: B-Die

Revision History

Rev #	History	Release Date	Status
Rev 0	Created	January 2007	Concept
Rev 1	1.0 Updated Icc, AC and operating specifications 1.1 Updated package outline	February 2007	Advanced